Scheme I. Sample Question Paper

Similar documents
Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

Hours / 100 Marks Seat No.

HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

Scheme G. Sample Test Paper-I

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

END-TERM EXAMINATION

Hours / 100 Marks Seat No.

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

(ii) Simplify and implement the following SOP function using NOR gates:

R10. II B. Tech I Semester, Supplementary Examinations, May

UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS PART-A (2 MARKS)

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS

SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

Code No: R Set No. 1

NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni

KINGS DEPARTMENT OF INFORMATION TECHNOLOGY QUESTION BANK. Subject Name: Microprocessors and Microcontrollers UNIT-I 8085 MICROPROCESSOR


DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER.

Digital Logic Design Exercises. Assignment 1

CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

Microcontroller and Embedded Systems:

BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS

QUESTION BANK FOR TEST

Code No: R Set No. 1

Code No: R Set No. 1

Code No: 07A3EC03 Set No. 1

ii) Do the following conversions: output is. (a) (101.10) 10 = (?) 2 i) Define X-NOR gate. (b) (10101) 2 = (?) Gray (2) /030832/31034

R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

GUJARAT TECHNOLOGICAL UNIVERSITY

MODEL ANSWER SUMMER 17 EXAMINATION Subject Title: Microcontroller and Applications Subject Code:

3. (a) Explain the steps involved in the Interfacing of an I/O device (b) Explain various methods of interfacing of I/O devices.

EE 3170 Microcontroller Applications


Philadelphia University Student Name: Student Number:

Lecture (05) Boolean Algebra and Logic Gates

MICROCONTROLLER AND PLC LAB-436 SEMESTER-5

R07

VALLIAMMAI ENGINEERING COLLEGE

DIRECTORATE OF DISTANCE EDUCATION COMPUTER ORGANIZATION AND ARCHITECTURE/INTRODUCTION TO COMPUTER ORGANIZATION AND ARCHITECTURE

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0

5. (a) What is secondary storage? How does it differ from a primary storage? (b) Explain the functions of (i) cache memory (ii) Register

DE Solution Set QP Code : 00904

MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR

R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April

Microcontroller and Applications

SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES.

Final Exam Review. b) Using only algebra, prove or disprove the following:

Question Total Possible Test Score Total 100

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

PART B. 3. Minimize the following function using K-map and also verify through tabulation method. F (A, B, C, D) = +d (0, 3, 6, 10).

DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

Injntu.com Injntu.com Injntu.com R16

BHARATHIDASAN ENGINEERING COLLEGE. III Year / V Semester / EEE MICROPROCESSORS AND MICROCONTROLLERS (R-2013)

ACS College of Engineering. Department of Biomedical Engineering. Logic Design Lab pre lab questions ( ) Cycle-1

A 3-SPEED STEPPER MOTOR

1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE:

VALLIAMMAI ENGINEERING COLLEGE

Digital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition

Code No: Set No. 1

R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

Microprocessors and Interfacng. Question bank

VALLIAMMAI ENGINEERING COLLEGE

b. List different system buses of 8085 microprocessor and give function of each bus. (8) Answer:

SANKALCHAND PATEL COLLEGE OF ENGINEERING, VISNAGAR. ELECTRONICS & COMMUNICATION DEPARTMENT Question Bank- 1

UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan

10EC33: DIGITAL ELECTRONICS QUESTION BANK

CS303 LOGIC DESIGN FINAL EXAM

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) UNIT-I

Electronic Engineering Part 1 Laboratory Experiment. Digital Circuit Design 1 Combinational Logic. (3 hours)

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Discrete Mathematical Structures. Answer ONE question from each unit.

8051 Microcontroller

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic

St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad

EC 6504 MICROPROCESSOR AND MICROCONTROLLER

EC6504 MICROPROCESSOR AND MICROCONTROLLER QUESTION BANK UNIT I - THE 8086 MICROPROCESSOR PART A

Computer Logical Organization Tutorial

EECS150 Homework 2 Solutions Fall ) CLD2 problem 2.2. Page 1 of 15

Arab Open University. Computer Organization and Architecture - T103

CS304,EC304,DCSE16, DETE16

Unit wise Question Bank UNIT-II


Microprocessors/Microcontrollers

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF COMPUTER SCIENCE ENGINEERING

QUESTION BANK CS2252 MICROPROCESSOR AND MICROCONTROLLERS

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

Boolean Algebra. BME208 Logic Circuits Yalçın İŞLER

Henry Lin, Department of Electrical and Computer Engineering, California State University, Bakersfield Lecture 7 (Digital Logic) July 24 th, 2012

DIGITAL ELECTRONICS. P41l 3 HOURS

1. (a) Draw the internal architecture of 8085? Explain each block. (b) What are the special functions of GPRs in 8086? And explain them?

APPENDIX A SHORT QUESTIONS AND ANSWERS

This presentation will..

ENE 334 Microprocessors

Lab 16: Data Busses, Tri-State Outputs and Memory

Architecture & Instruction set of 8085 Microprocessor and 8051 Micro Controller

ACADEMIC YEAR PLANNING - F.Y.J.C. ( ) F.Y.J.C. COMPUTER SCIENCE (Theory)

Recitation Session 6

Transcription:

Sample Question Paper Marks : 70 Time:3 Hrs. Q.1) Attempt any FIVE of the following :- 10 Marks (5X2) (a) Draw the symbol and write the truth table of Universal Gates. (b) In a 3 variable K Map if there are two quads, interpret the simplified output. (c) Define modulus of counter and write down the number of flips flops required to construct mod 7 counter (d) Construct OR gate using NOR gate. (e) Identify the addressing mode of the instruction: MOV A, @R 0 and DJNZ Rn, rel (f) Demonstrate with example the function of EQU directive. (g) Find the number of address lines required for: 1. 2K RAM 2. 16K ROM Q.2) Attempt any THREE of the following :- (a) (b) (c) (d) Justify with the help of suitable diagrams NAND gate is a universal gate. Design Full Adder using K map and truth table. Explain with help of waveform the Race around condition in JK flip flop. Suggest a suitable method to overcome the drawback. Compare TTL, CMOS and ECL on following points: 1. Propagation delay

2. FAN IN 3. FAN OUT 4. Power Dissipation. Q.3) Attempt any THREE of the following. (a) List the various stages in software development cycle and explain importance of each stage. (b) Interface Steeper motor to 8051 and write an ALP to rotate Stepper motor in clockwise direction. (c) Simplify the following using K Map and implement using NAND-NAND gates only: Y = Σm( 0,1,2,3,5,7,8,9,11) (d) Draw the architecture of 8051 and label various blocks. Q.4) Attempt any THREE of the following. (a) Explain the meaning of following instructions: 1. MOV A, FOH 2. ADD A, R 4 3. SWAP A 4. CJNE R 1, #data, rel (b) Execute the following program and specify the contents of Accumulator and status of PSW after execution : MOV A, #23H MOV 0F0H, #02H MUL AB END (c) Identify the given circuit in Fig 1 and write its truth table: (d) (e) Fig 1 Apply Boolean rules to simplify the following: 1. Y AB AB AB AB 2. Y ABC ABC ABC Which pins of 8051 are used to perform the following functions:

1. Receive the serial data 2. Enable of external memory. 3. Multiplexing and de-multiplexing of address/ data lines. 4. Applying external interrupts. Q.5) Attempt any TWO of the following. 12 Marks (2X6) (a) Develop an ALP to generate a square wave with ON time of 7 msec and OFF time of 3 msec. (b) Write an ALP to find average of ten, 8 bit numbers stored in internal memory location starting from 40H and store the result in 70 H location. (c) Explain the various power saving options of 8051. Q.6) Attempt any TWO of the following. 12 Marks (2X6) a) Identify the special function registers(sfr ) to do the following: 1. Change the priorities of various interrupts in 8051. 2. Enabling and disabling of various interrupts in 8051. Explain bit functions of each bit of these SFRs. b) Develop an ALP to turn ON/OFF the relay. Draw suitable interfacing diagram c) Construct 3 bit asynchronous up counter using flip flop. Draw its timing diagram

Sample Test Paper - I Marks : 20 Time:1 Hour Q.1 Attempt any FOUR. 08 Marks (4X2) a) Define the characteristics of logic families: 1. Speed of operation. 2. Power dissipation. b) Draw the symbol and write truth table of EX OR gates. c) State the cumulative and associative law for Boolean algebra. d) Write the excitation table for D flip flop. e) State the need of De-multiplexer. f) Define min-term and max-term. Q.2 Attempt any THREE. (a) Simplify using K Map and implement using NOR- NOR gates only: f( A,B,C,D)= π M (0,2,6,7,8,10,12,14,15) (b) Explain the operation of SR Flip Flop and draw its truth table. (c) Prove NOR gate as universal gate with suitable diagrams. (d) Implement mod 7 asynchronous down counter and draw suitable waveforms.

Sample Test Paper - II Marks : 20 Time:1 Hour Q.1 Attempt any FOUR. 08 Marks (4X2) (a) List the functions of address and Data Bus. (b) Classify the following applications under Von-Neuman and Harvard Architecture: i. Digital Signal Processing. ii. 8051 Micro controller (c) Illustrate the functions of Editor and Complier. (d) List the alternate functions of Port 3 of 8051. (e) Calculate size of memory if number of address lines for a memory chips are 12 and data bus width is of 8 bit (f) List any four addressing modes of 8051 with one example of each, Q.2 Attempt any THREE. a) Develop an ALP to find the largest number out of ten numbers stored from internal memory location 60H onwards and store the result at 70H memory location. b) Draw an interfacing diagram of 8 LEDs connected to port 2 of 8051 and write a program to toggle LEDs after 100 msec delay. c) Compare microcontroller with microprocessor on the basis of any four factors. d) Draw the interfacing diagram of Traffic light controller with 8051.