i.mx 6ULL Product Usage Lifetime Estimates

Similar documents
i.mx 6UltraLite Product Usage Lifetime Estimates

i.mxrt1050 Product Lifetime Usage Estimates

i.mx 7 Dual/Solo Product Lifetime Usage

i.mx 6Solo/6DualLite Product Lifetime Usage Estimates

i.mxrt1060 Product Lifetime Usage Estimates

Power Consumption and Measurement of i.mx RT1020

Getting Started with the MCU Flashloader

Building U-Boot in CodeWarrior ARMv8

Processor Expert Software for i.mx Processors Version 1.0

How to use FlexMemory as D-Flash and EEPROM in KE1xF

Using FCCU on MPC5744P

MCUXpresso SDK USB Power Delivery

Kinetis USB-KW41Z Wireless Protocol Sniffer Quick Start Guide

AN5016. Trigonometry approximations. Document information

i.mx 6ULL Migration Guide

How to Enable Boot from QSPI Flash

Configuring DDR in U-Boot using QCVS

FRDM-K64F Board Errata

Configure QSPI Bus Width and Frequency in Pre-Boot Loader Stage on QorIQ LS Series Processors

Working around ERR7026 according to application needs

i.mx 6ULZ Migration Guide

Smart Plug Software Design Reference Manual

Getting Started with Freescale MQX RTOS for Kinetis SDK and MDK-ARM Keil

Offline Flash Programmer for Kinetis K- and L-series MCUs

Getting Started with MCUXpresso SDK CMSIS Packs

MQX RTOS Release Notes for Kinetis SDK v1.2.0 for KL33Z64 for FRDM-KL43Z Freescale Freedom Development Platform

MQX RTOS Release Notes for Kinetis SDK FRDM- KV10Z Freescale Freedom Development Platform

Using VRC_CTL to Control an External VDD_LV Supply on the MPC5748G

How to Implement USB Suspend/Resume Feature with MCUXpresso SDK USB Stack

Freedom FRDM-MC-LVBLDC Development Platform User s Guide

WPR1500-LDO MP Receiver V2.1 Reference Design User s Guide

Single Chip Module (SCM) Package-on- Package (PoP) Assembly Guide

KW41Z IEEE and BLE Coexistence Performance

Using an External GCC Toolchain with CodeWarrior for Power Architecture

Emulating I2S bus on KE06

Migrating Applications from MC9S12VR64 to MC9S12VR32 by: Manuel Rodríguez

How to setup pre-build steps in CodeWarrior for Microcontrollers v10.x

Measuring Interrupt Latency

IMXPINSQSUG Quick Start Guide on Pins Tool for i.mx Processors

PICO-i.MX6UL Development Platform for Android Things Quick Start Guide

General C Functions for the etpu Covers the MCF523x, MPC5500, MPC5600, MPC5700, MPX40 and all etpu-equipped Devices

SPI topics: watchdog, serial output and parity check

DDR Validation Tool Getting Started Guide

Getting Started with Freescale MQX RTOS for Kinetis SDK and ARM GCC

S12Z MagniV LIN Bootloader

How to Reduce SoC Power when Running M4 with A53 on i.mx8m

Collect Linux Hardware Trace for ARMv8 User Space and Kernel Space Applications

MMPF0100 Errata for Mask 1N47F and 1N18J

Three-Phase Power Meter Hardware Design Reference Manual

QN9080 QN908x RF Certification Guide

Adding a run control interface into an existing CodeWarrior for MCU v10.x project

Kinetis KE1xF512 MCUs

WCT1011A/WCT1013A Automotive MP-A9 V4.0 Run-Time Debugging

Collecting Linux Trace without using CodeWarrior

Getting Started with Pins Tool User's Guide

HVP-KV10Z32 User s Guide

PMSM Field-Oriented Control Using MC56F84789 DSC With Encoders Demo Guide

Kinetis Bootloader v1.2.0 Release Notes

MIMXRT1020 EVK Board Hardware User s Guide

Kinetis Flash Tool User's Guide

i.mx 6 Android JB 4.3_1.1.1 Patch Release Notes

MP3V5050, 0 to 50 kpa, Differential, and Gauge Pressure Sensor

QCVS Frame Distributor Wizard User Guide

PCIe Certification Guide for i.mx 6Dual/6Quad and i.mx 6Solo/6DualLite

TWR-LS1021A Getting Started

Emulating Dual SPI Using FlexIO

Getting Started with MQX RTOS for Kinetis SDK

MPC7410 RISC Microprocessor Hardware Specifications Addendum for the MPC7410TxxnnnLE Series

MCU Bootloader Release Notes

S32K1xx Bootloader. 1. Introduction. 2. Architecture description. NXP Semiconductors. Application Notes Rev. 1, 10/2018. Contents

Kinetis SDK Release Notes for the TWR-K24F120M Tower System Module

HVP-KV31F120M User s Guide

Quick Start Guide for FRDM-FXS-MULTI-B

MF1 MOA4 S50. Contactless Chip Card Module Specification. This document gives specifications for the product MF1 MOA4 S50.

1.3 General Parameters

Exception and fault checking on S32K1xx

Generating a Quick and Controlled Waveform With the DAC

Kinetis Flash Tool User's Guide

Using the i.mx RT FlexRAM

TWR-KV10Z32 Sample Code Guide for CodeWarrior Board configuration, software, and development tools

Getting Started with Freescale MQX RTOS for Kinetis SDK and Kinetis Design Studio IDE

CodeWarrior Development Studio for StarCore 3900FP DSP v SP3 Release Notes

Using the i.mxrt L1 Cache

Table of Contents 1 Typical Applications General Description Block Diagram Pinout System Connections Typical A

Using DMA for Pulse Counting on S32K

Load Position-Independent Code (PIC) on a Kinetis Platform Using the IAR EWARM Compiler

MCUXpresso SDK USB Stack Composite Device User s Guide

Kinetis Updater User's Guide

TWR-KV10Z32 Sample Code Guide for IAR Board configuration, software, and development tools

QCVS SerDes Tool User Guide

CodeWarrior Development Studio Processor Expert RTOS Adapter User Guide

Developing a Camera Application with i.mx RT Series

IMPORTANT NOTICE. use

Understanding S08P Internal Clock Source

Kinetis SDK v Release Notes for KV5x Derivatives

KIT34901EFEVB Evaluation Board

Heterojunction Bipolar Transistor Technology (InGaP HBT) High Efficiency/Linearity Amplifier

Broadband system applications i.e. WCDMA, CATV, etc. General purpose Voltage Controlled Attenuators for high linearity applications

MC34708, Silicon Errata

HVP-MC56F82748 User s Guide

Transcription:

NXP Semiconductors Document Number: AN5337 Application Note Rev. 1, 03/2017 i.mx 6ULL Product Usage Lifetime Estimates 1. Introduction This document describes the estimated product lifetimes for the i.mx 6ULL applications processors, based on the criteria used in the qualification process. The product lifetimes described in this document are estimates and do not represent the guaranteed lifetime of a particular product. The i.mx 6 series consists of an extensive number of processors that deliver a wide range of processing and multimedia capabilities across various qualification levels. This document provides guidance on interpreting the i.mx 6ULL qualification levels in terms of the target operating frequency of the device, the maximum supported junction temperature of the processor (Tj), and how this relates to the lifetime of a device. Contents 1. Introduction... 1 2. Device qualification level and available PoH definitions... 3 2.1. Commercial qualification... 3 2.2. Industrial qualification... 4 3. Combining use cases... 6 3.1. Switching between two power states with different temperatures... 6 3.2. Switching between two power states with different voltages... 7 4. Revision history... 8 2016-2017 NXP B.V.

Device qualification level and available PoH definitions Each qualification level supported (commercial, industrial) defines the number of Power-on Hours (PoH) available to the processor under a given set of conditions, such as: The target frequency of the application (consumer, industrial). The target frequency is determined by the input voltage of the processor s core complex (VDD_SOC_IN). The use of the LDO-enabled or LDO-bypassed modes. When using the LDO-bypassed mode, do not set the target voltage to the minimum specified in the datasheet. All power-management ICs have allowable tolerances. Set the target voltage higher than the minimum specified voltage to account for the tolerance of the PMIC. The LDO-enabled mode uses the regulators on the i.mx 6ULL. These regulators are well-characterized and you may set them to output an exact minimum specified voltage. To achieve a higher PoH, use the LDO-enabled mode. 800 MHz and 900 MHz can only be achieved in the LDO-enabled mode. The percentage of the active use compared to the standby. The active use means that the processor is running in the active performance mode. For the commercial tier, the performance modes are 528 MHz and 900 MHz. For the industrial tier, the performance modes are 528 MHz and 800 MHz. In the stand-by/dsm mode, the datasheet defines the lower operating conditions for the VDD_SOC_IN, reducing the power consumption and the junction temperature. In this mode, the voltage and temperature are set low enough so that the effect on the lifetime calculations is negligible and treated as if the device was powered off. The junction temperature of the processor (Tj). The maximum junction temperature of the device is different for each tier of the product, for example, 95 C for the commercial tier and 105 C for the industrial tier. This maximum temperature is guaranteed by the final test. Ensure that your device is appropriately thermally managed and the maximum junction temperature is not exceeded. NOTE All data provided within this document are estimates of the PoH, based on extensive qualification experience and testing with the i.mx 6 series. Do not view these statistically-derived estimates as a limit to the individual device s lifetime, nor construe them a warranty for the actual lifetime of a device. The sales and warranty terms and conditions still apply. 2 NXP Semiconductors

Device qualification level and available PoH definitions 2. Device qualification level and available PoH definitions 2.1. Commercial qualification This table provides the number of PoH for the typical use conditions of the extended commercial devices: Table 1. Commercial qualification lifetime estimates ARM core frequency (MHz) PoH (hours) ARM core operating voltage (V) Junction temperatue [Tj] ( C) Case C1: LDO enabled Case C2: LDO bypassed Case C3: LDO enabled 528 21,900 1.15 95 528 16,300 1.18 95 900 21,900 1.25 95 The following figures provide guidelines for estimating the PoH as a function of the CPU frequency and the junction temperature. Read the PoH directly from the charts below to determine the trade-offs to be made to the CPU frequency and the junction temperature to increase the estimated PoH of the device. Figure 1. i.mx 6ULL commercial lifetime estimates in LDO-enabled mode NXP Semiconductors 3

Device qualification level and available PoH definitions Figure 2. i.mx 6ULL commercial lifetime estimates in LDO-bypassed mode 2.2. Industrial qualification This table provides the number of PoH for the typical use conditions of the industrial devices: Table 2. Industrial qualification lifetime estimates ARM core operating Junction temperatue ARM core frequency PoH voltage [Tj] (MHz) (hours) (V) ( C) Case I1: LDO enabled Case I2: LDO bypassed Case I3: LDO enabled 528 100,000 1.15 105 528 64,261 1.18 105 800 87,689 1.2 105 4 NXP Semiconductors

Device qualification level and available PoH definitions The following figures provide guidelines to estimate the PoH as a function of the CPU frequency and the junction temperature. Read the PoH directly from the charts below to determine the trade-offs to be made to the CPU frequency and the junction temperature to increase the estimated PoH of the device. Figure 3. i.mx 6ULL industrial lifetime estimates in LDO-enabled mode NXP Semiconductors 5

Combining use cases Figure 4. i.mx 6ULL industrial lifetime estimates in LDO-bypassed mode 3. Combining use cases In some applications, a constant operating use case cannot provide the target PoH. In this case, multiple operating conditions are used. This method provides some of the benefits of running at a lower performance, while keeping the system s ability to use the highest performance state required by the application. 3.1. Switching between two power states with different temperatures This scenario assumes that the system can achieve a drop in the temperature by throttling back the performance, while still maintaining a constant voltage. Achieve this temperature change by changing the frequency, or by simply scaling back the load on the ARM cores and processing units. This use case is particularly useful if you want to take advantage of the full commercial temperature range of the i.mx 6ULL. In this scenario, the system spends 30 % of its PoH at 95 C, 30 % of its PoH at 90 C, and 40 % of its PoH at 85 C (as shown in the following figure). Combine the three PoH values as: 21,900 x 0.3 + 29,655 x 0.3 + 40,529 x 0.4 = 31,678 PoH Eq. 1 6 NXP Semiconductors

Combining use cases Figure 5. Multiple temperature use case 3.2. Switching between two power states with different voltages In this scenario, the system is using the 800-MHz full-power state and the 528-MHz reduced-power state. For these calculations, it is assumed that the temperature stays constant in either mode. If the system spends 50 % of its PoH at 800 MHz and 50 % of its PoH at 528 MHz, combine the two PoH values (as shown in Figure 6) with the percentages: 116,866 0.5 + 133,334 0.5 = 125,100 PoH Eq. 2 NXP Semiconductors 7

Revision history 4. Revision history Figure 6. Multiple power state use case This table summarizes the changes made to this document since the initial release: Table 3. Revision history Revision number Date Substantive changes 0 09/2016 Initial release. 1 03/2017 Updated figures. Added Section 3.2, Switching between two power states with different voltages. 8 NXP Semiconductors

How to Reach Us: Home Page: nxp.com Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein. NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Typical parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including typicals, must be validated for each customer application by customer s technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/salestermsandconditions. NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, and the Freescale logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, the ARM Powered logo, and Cortex are registered trademarks of ARM Limited in the EU and/or elsewhere. All rights reserved. 2016-2017 NXP B.V. Document Number: AN5337 Rev. 1 03/2017