Porting VME-Based Optical-Link Remote I/O Module to a PLC Platform - an Approach to Maximize Cross-Platform Portability Using SoC

Similar documents
Avnet Zynq Mini Module Plus Embedded Design

MYD-C7Z010/20 Development Board

MYC-C7Z010/20 CPU Module

S2C K7 Prodigy Logic Module Series

Zynq-7000 All Programmable SoC Product Overview

Copyright 2016 Xilinx

UltraZed -EV Starter Kit Getting Started Version 1.3

VXS-610 Dual FPGA and PowerPC VXS Multiprocessor

Zynq Architecture, PS (ARM) and PL

SoC Platforms and CPU Cores

Simplify System Complexity

Requirement ZYNQ SOC Development Board: Z-Turn by MYiR ZYNQ-7020 (XC7Z020-1CLG400C) Vivado and Xilinx SDK TF Card Reader (Micro SD) Windows 7

VXS-621 FPGA & PowerPC VXS Multiprocessor

Copyright 2014 Xilinx

Design Choices for FPGA-based SoCs When Adding a SATA Storage }

Designing with ALTERA SoC Hardware

TAKES CONTROL. Managing and monitoring the whole CoaxData network from a single device COAXBOX (REF )

New! New! New! New! New!

BlazePPS (Blaze Packet Processing System) CSEE W4840 Project Design

MYD-JA5D2X Development Board

«Real Time Embedded systems» Cyclone V SOC - FPGA

Get Started SUPPORT WARRANTY. Visit the i.mx community at

Figure 1: The logicraft-cc Platform - Free USB firmware

NanoMind Z7000. Datasheet On-board CPU and FPGA for space applications

EyeCheck Smart Cameras

«Real Time Embedded systems» Multi Masters Systems

MYD-C437X-PRU Development Board

PRELIMINARY COMPEX SYSTEMS

Parallella Linux - quickstart guide. Antmicro Ltd

AT-501 Cortex-A5 System On Module Product Brief

SABRE Board for Smart Devices

Embedded LLRF Controller with Channel Access on MicroTCA Backplane Interconnect

EX-9686U/A-L(A9) Hardware User Manual

Qsys and IP Core Integration

Strategies for Deploying RFSoC Technology for SIGINT, DRFM and Radar Applications. Rodger Hosking Pentek, Inc. WInnForum Webinar November 8, 2018

MIL-STD-1553 (T4240/T4160/T4080) 12/8/4 2 PMC/XMC 2.0 WWDT, ETR, RTC, 4 GB DDR3

COM-RZN1D - Hardware Manual

SMT166-FMC User Guide

SBC3100 (Cortex-A72) Single Board Computer

Intel Galileo gen 2 Board

Ettus Research Update

Machine Vision Camera Interfaces. Korean Vision Show April 2012

TE EE-S Starter Kit

PRELIMINARY COMPEX SYSTEMS

Recent ASIC Developments by NEC

MATLAB/Simulink 기반의프로그래머블 SoC 설계및검증

ZC706 Built-In Self Test Flash Application April 2015

Hardware Specification. Figure 1-2 ZYNQ-7000 Device Family 2 / 9

Simplify System Complexity

LEON4: Fourth Generation of the LEON Processor

MYC-C7Z010/20 CPU Module

On-board PCs for interfacing front-end electronics

Modular & reconfigurable common PCB-platform of FPGA based LLRF control system for TESLA Test Facility

Specification Manual

TUNA NVM-H2 NVRAM Emulation. Board. User Guide. Version

PicoZed SDR Development Kit Getting Started Guide Version 1.4

Matrix-700 Linux-Ready Cortex-A5 Industry IoT Gateway Hardware Guide

Intelop. *As new IP blocks become available, please contact the factory for the latest updated info.

The e-rt3 Plus Real-time-OS-based Controller with Excellent Usability

Quick Start Guide. TWR-VF65GS10 For Vybrid Controller Solutions Based on ARM Cortex -A5 and Cortex-M4 Processors with the DS-5 Toolchain TOWER SYSTEM

Introduction CHAPTER 1

Ettus Research: Future Directions

UCT Software-Defined Radio Research Group

SoC FPGAs. Your User-Customizable System on Chip Altera Corporation Public

Santa Fe (MAXREFDES5#) MicroZed Quick Start Guide

MYC-C437X CPU Module

TABLE OF CONTENTS 1. INTRODUCTION 1.1. PREFACE KEY FEATURES PERFORMANCE LIST BLOCK DIAGRAM...

New! New! New! New! New!

Integrating FPGAs with Nengo. Xuan Choo, Ben Morcos Nengo Summer School 2018 (Jun 11, 2018)

ARM Cortex-A9 ARM v7-a. A programmer s perspective Part1

. Micro SD Card Socket. SMARC 2.0 Compliant

Ten (or so) Small Computers

PCI-X Bus PCI Express Bus Variants for Portable Computers Variants for Industrial Systems

Embest SOC8200 Single Board Computer

Fujitsu System Applications Support. Fujitsu Microelectronics America, Inc. 02/02

Designing with ALTERA SoC

Scintillator Data Acquisition System

OnRISC Alekto 2 Hardware Manual

XMC-RFSOC-A. XMC Module Xilinx Zynq UltraScale+ RFSOC. Overview. Key Features. Typical Applications. Advanced Information Subject To Change

0B specifications 1B

pcduino V3B XC4350 User Manual

cpci-ry02 (4x50 Matrix) User s Manual

Open Platform for Developing and Testing Smart Grid Automation Systems. Igor Alvarado National Instruments Corp.

OK335x Products Guide. Contents

RunBMC - A Modular BMC Mezzanine Card BUV - Bring Up Vehicle For BMC Mezzanine. Eric Shobe & Jared Mednick Hardware Engineer - Salesforce

Hello, and welcome to this presentation of the STM32L4 System Configuration Controller.

Module 1. Introduction. Version 2 EE IIT, Kharagpur 1

Hugo Cunha. Senior Firmware Developer Globaltronics

RAID prototype system introduction. SATA-IP RAID prototype system for Xilinx FPGA. 3 September 2018 Design Gateway Page 1.

PXIe FPGA board SMT G Parker

MYD-Y6ULX Development Board

Introduction CHAPTER 1

Compute Node Design for DAQ and Trigger Subsystem in Giessen. Justus Liebig University in Giessen

A Closer Look at the Epiphany IV 28nm 64 core Coprocessor. Andreas Olofsson PEGPUM 2013

XMC-ZU1. XMC Module Xilinx Zynq UltraScale+ MPSoC. Overview. Key Features. Typical Applications

Maximizing heterogeneous system performance with ARM interconnect and CCIX

Introduction To Computer Hardware. Hafijur Rahman

MPGD dedicated HV system. MLAB ICTP Miramare (TS) MPGD-dedicated HV system TASK 6. These slides and its contents are for INTERNAL use only

PRODUCT PORTFOLIO INREVIUM

MYD-SAMA5D3X Development Board

Transcription:

Porting VME-Based Optical-Link Remote I/O Module to a PLC Platform - an Approach to Maximize Cross-Platform Portability Using SoC T. Masuda, A. Kiyomichi Japan Synchrotron Radiation Research Institute (JASRI)

Outline Background Optical-linked remote I/O system Platform consideration Development of module Design policy Hardware implementation Software implementation Implementation of FPGA logic Summary

Background VME employed at SPring-8 as FE computers. Optical-linked Remote I/O systems utilized to cover widely distributed accelerator equipment. consist of VME-based master boards and several kinds of slave boards. two types of optical-linked remote I/O system RIO system OPT-VME system

Background RIO system developed by Mitsubishi Electric Co. used since 1997, already discontinued. employ over 1,400 slave boards in SPring-8. mainly for SR magnet power supplies control. many of them can be replaced with OPT-VME system. developed the compatible slave boards. RIO Master boards RIO Slave boards

Background OPT-VME: 4ch single-slot VME board OPT-VME system developed by SPring-8 at 2001. two types of VME-based master boards. OPT-VME OPT-CC OPT-CC: 12ch dual-slot VME board

Background OPT-VME system developed by SPring-8 at 2001. two types of VME-based master boards. OPT-VME OPT-CC employ over 400 slave boards in SPring-8. 10 types of slave boards are available. a kind of slave board Used for steering magnet PSs control at the booster ring.

Background OPT-VME system developed by SPring-8 at 2001. two types of VME-based master boards. OPT-VME OPT-CC employ over 400 slave boards in SPring-8. 10 types of slave boards are available. original communication protocol (OPT-Protocol 2006) Only support point-to-point connection.

Background OPT-CC: master mode OPT-VME system OPT-CC also available in the relay-mode. max. 132 slave boards can be controlled from a master. realized by switching control I/F communication procedure with the remote slave board is implemented in the device driver for the master board. The device driver is responsible for the high-level communication procedures including the remote slave control. OPT-CC: relay mode slave board

Background OPT-VME system OPT-CC also available in the relay-mode. max. 132 slave boards can be controlled. realized by switching control I/F. communication procedure with the remote slave board is implemented in the device driver for the master board. The device driver is responsible for the high-level communication procedures including the remote slave control. CC_top vme_if M U X regcnt vme_reg com_top ch_reg com_cntl ch_reg com_cntl ch_reg com_cntl INT_reg cc_opt- RMT_reg com_cntl _vme com_if _vme TOS LINK TOS LINK TOS LINK CH1 CH2 CH12

Background OPT-VME system OPT-CC also available in the relay-mode. max. 132 slave boards can be controlled. realized by switching control I/F. communication procedure with the remote slave board is implemented in the device driver for the master board. The device driver is responsible for the high-level communication procedures including the remote slave control. In a master mode CC_top VME vme_if I/F M U X regcnt vme_reg com_top ch_reg com_cntl ch_reg com_cntl ch_reg com_cntl INT_reg cc_opt- RMT_reg com_cntl _vme com_if _vme TOS LINK TOS LINK TOS LINK CH1 CH2 CH12

Background OPT-VME system OPT-CC also available in the relay-mode. max. 132 slave boards can be controlled. realized by switching control I/F. communication procedure with the remote slave board is implemented in the device driver for the master board. The device driver is responsible for the high-level communication procedures including the remote slave control. In a relay mode CC_top vme_if M U X regcnt vme_reg com_top ch_reg com_cntl ch_reg com_cntl ch_reg com_cntl INT_reg cc_opt- RMT_reg com_cntl _vme com_if _vme TOS LINK TOS LINK TOS LINK CH1 CH2 CH12

Background OPT-CC: master mode OPT-VME system OPT-CC also available in the relay-mode. max. 132 slave boards can be controlled. realized by switching control I/F. communication procedure with the remote slave board is implemented in the device driver for the master board. The device driver is responsible for the highlevel communication procedures including the remote slave control. OPT-CC: relay mode slave board

Background OPT-CC: master mode OPT-VME system OPT-CC also available in the relay-mode. max. 132 slave boards can be controlled. realized by switching control I/F. communication procedure with the remote slave board is implemented in the device driver for the master board. The device driver is responsible for the high-level communication procedures including the remote slave control. OPT-CC: relay mode slave board

Platform Consideration VME Passed over 30 years, become out-of-date. Two major issues; Lack of bandwidth. Discontinued the de-fact standard bus-bridge chip Tsi148. à This has been a big problem for VME users. considering the next-generation alternative platform.

Platform Consideration MTCA.4 Decided to introduce MTCA.4 as a high-end platform. Analog-based old SR LLRF system controlled by VME is planed to be replaced with MTCA.4-based digital LLRF system.

Platform Consideration MTCA.4 Decided to introduce MTCA.4 as a high-end platform. Analog-based old SR LLRF system controlled by VME is planed to be replaced with MTCA.4-based digital LLRF system. Linux PLC (Programmable Logic Controller) one of the candidate to cover a low-end side. e.g. e-rt3 (FA-M3) by Yokogawa Electric Co. already applied as front-end computers in both SPring-8 and SACLA.

Background Developed the new master module of the OPT-VME system based on the e-rt3 platform. To effectively utilize the resources of large amount of OPT-VME slave board (~400). RIO slave boards (~1,400) are also integrated by replacing OPT-VME based compatible slave boards. Considering alternative platform portability such as a PCI Express (MTCA.4)

Development of the new master module OPT-PLC e-rt3-based new master module for the OPT-VME system. SoC Xilinx Zynq 7015 : XC7Z015-1CLG485C Memory 1GB DDR3-SDRAM 128MB QSPI Flash LAN 1 port (RJ-45 Connector) MicroSD 1 port (Micro-SD socket) UART 1 port (Micro-USB connector) High-Speed Serial I/F 4 pairs x 6.25GBps in a 70pins stacking connector (Molex 53625-0774) JTAG 1 port Power +5V±5% 100mm 83mm 58.11mm

OPT-PLC module Design Policies 1. Equip with as many optical channels as possible. 2. Separate an I/O unit from a logic control unit. 3. Control the module using the e-rt3 general-purpose device driver. 4. Control the module from a sequence CPU in addition to a Linux CPU.

OPT-PLC module Design Policies 1. Equip with as many optical channels as possible. 2. Separate an I/O unit from a logic control unit. 3. Control the module using à the Hardware e-rt3 general-purpose Implementation device driver. 4. Control the module from a sequence CPU in addition to a Linux CPU.

Hardware Implementation Consists of three PCBs. Separate two I/O boards from the control logic board. Connected using 70 pins stacking connector each other. PCB is a little small to mount the FMC. Equipped with 5 optical channels. control logic board I/O boards

OPT-PLC module Design Policies 1. Equip with as many optical channels as possible. 2. Separate an I/O unit from a logic control unit. 3. Control the module using the e-rt3 general-purpose device 4. driver. à Implementation of Software & FPGA logic Control the module from a sequence CPU in addition to a Linux CPU. Keyword : SoC

OPT-PLC module Design Policies 1. Equip with as many optical channels as possible. 2. Separate an I/O unit from a logic control unit. 3. Control the module using the e-rt3 general-purpose device 4. driver. à Implementation of Software & FPGA logic Control the module from a sequence CPU in addition to a Linux CPU. Keyword : SoC

e-rt3 General-Purpose Device Driver supplied and supported by Yokogawa Electric Co. primitive device driver to handle memory access and interrupt.

e-rt3 General-Purpose Device Driver supplied and supported Background by Yokogawa Electric Co. primitive device driver to handle memory access and interrupt. OPT-VME system OPT-CC also available in the relay-mode. max. 132 slave boards can be controlled. realized by switching control I/F. communication procedure with the remote slave board is implemented in the device driver for the master board. The device driver is responsible for the high-level communication procedures including the remote slave control. OPT-CC: master mode OPT-CC: relay mode slave board

e-rt3 General-Purpose Device Driver supplied and supported Background by Yokogawa Electric Co. primitive device driver to handle memory access and interrupt. OPT-VME system OPT-CC also available in the relay-mode. max. 132 slave boards can be controlled. realized by switching control I/F. communication procedure with the remote slave board is implemented in the device driver for the master board. The device driver is responsible for the high-level communication procedures including the remote slave control. OPT-CC: master mode OPT-CC: relay mode How do we implement this high-level communication procedures? slave board

Software Implementation Adopt SoC (Xilinx Zynq 7000) Implement the high-level communication procedures as application software running on ARM Linux in SoC. VME CPU Board (Solaris) Linux CPU module ARM processor in Zynq SoC User User User Application Application Application software software software User User User Application Application Application software software software Communication procedure procedure process process x5 entire system control process API functions for OPT-VMEs ioctl( fd, request, args ) device driver for OPT-VME master Communication Procedures API functions for OPT-VMEs OPT-PLC interface functions e-rt3 general-purpose device driver DPRAM Descriptor Area request args. device driver

Software Implementation Adopt SoC (Xilinx Zynq 7000) Implement the high-level communication procedures as application software running on ARM Linux in SoC. VME CPU Board (Solaris) Linux CPU module ARM processor in Zynq SoC User User User Application Application Application software software software User User User Application Application Application software software software Communication procedure procedure process process x5 entire system control process API functions for OPT-VMEs ioctl( fd, request, args ) device driver for OPT-VME master Communication Procedures API functions for OPT-VMEs OPT-PLC interface functions e-rt3 general-purpose device driver DPRAM Descriptor Area request args. device driver

Software Implementation Adopt SoC (Xilinx Zynq 7000) Implement the high-level communication procedures as application software running on ARM Linux in SoC. VME CPU Board (Solaris) Linux CPU module ARM processor in Zynq SoC User User User Application Application Application software software software User User User Application Application Application software software software Communication procedure procedure process process x5 entire system control process API functions for OPT-VMEs ioctl( fd, request, args ) device driver for OPT-VME master Communication Procedures API functions for OPT-VMEs OPT-PLC interface functions e-rt3 general-purpose device driver DPRAM Descriptor Area request args. device driver

Software Implementation Adopt SoC (Xilinx Zynq 7000) Implement the high-level communication procedures as application software running on ARM Linux in SoC. VME CPU Board (Solaris) Linux CPU module ARM processor in Zynq SoC User User User Application Application Application software software software User User User Application Application Application software software software Communication procedure procedure process process x5 entire system control process API functions for OPT-VMEs ioctl( fd, request, args ) device driver for OPT-VME master Communication Procedures API functions for OPT-VMEs OPT-PLC interface functions e-rt3 general-purpose device driver DPRAM Descriptor Area request args. device driver

Software Implementation As a result the device driver of platform side is simplified, Adopt SoC (Xilinx Zynq 7000) the module portability to other platform is enhanced. Implement the high-level communication procedures as application software running on ARM Linux in SoC. VME CPU Board (Solaris) Linux CPU module ARM processor in Zynq SoC User User User Application Application Application software software software User User User Application Application Application software software software Communication procedure procedure process process x5 entire system control process API functions for OPT-VMEs ioctl( fd, request, args ) device driver for OPT-VME master Communication Procedures API functions for OPT-VMEs OPT-PLC interface functions e-rt3 general-purpose device driver DPRAM Descriptor Area request args. device driver

Implementation of FPGA Logic PLC bus PLC- GATA ARRAY PL BLOCK PLC- AVALON I/F 32MHz plc-ifm plclocal armlocal AXI BRAM Controller PS BLOCK Dual ARM- Cortex-A9 QuadSPI GigE USART SDIO EEPROM(QSPI) GigE PHY USART-to-USB USART-to-USB RJ-45 Micro-USB Micro-SD IRQ DPRAM (Descriptor) IRQ DDR3 Controller DDR SDRAM3 (1GB) common_reg information_reg iorelay_reg int_cntlm swtichled_led watchdog_m semaphore_reg LED DIP S/W ROTARY S/W 100MHz ledcntl_m existcommon_reg ch_reg opt_datbuffm com_cnt ch_reg opt_datbuffm com_cnt ch_reg opt_datbuffm com_cnt ch_reg opt_datbuffm 80MHz com_cnt CH1 CH2 CH3 CH4 CH5 ch_reg opt_datbuffm com_cnt

Implementation of FPGA Logic PLC bus PLC- GATA ARRAY PL BLOCK PLC- AVALON I/F 32MHz plc-ifm plclocal armlocal AXI BRAM Controller PS BLOCK Dual ARM- Cortex-A9 QuadSPI GigE USART SDIO EEPROM(QSPI) GigE PHY USART-to-USB USART-to-USB RJ-45 Micro-USB Micro-SD IRQ DPRAM (Descriptor) IRQ DDR3 Controller DDR SDRAM3 (1GB) common_reg information_reg iorelay_reg int_cntlm swtichled_led watchdog_m semaphore_reg LED DIP S/W ROTARY S/W 100MHz ledcntl_m existcommon_reg ch_reg opt_datbuffm com_cnt ch_reg opt_datbuffm com_cnt ch_reg opt_datbuffm com_cnt ch_reg opt_datbuffm 80MHz com_cnt CH1 CH2 CH3 CH4 CH5 ch_reg opt_datbuffm com_cnt

Implementation of FPGA Logic PLC bus PLC- GATA ARRAY PL BLOCK PLC- AVALON I/F 32MHz plc-ifm plclocal armlocal AXI BRAM Controller PS BLOCK Dual ARM- Cortex-A9 QuadSPI GigE USART SDIO EEPROM(QSPI) GigE PHY USART-to-USB USART-to-USB RJ-45 Micro-USB Micro-SD IRQ DPRAM (Descriptor) IRQ DDR3 Controller DDR SDRAM3 (1GB) common_reg information_reg iorelay_reg int_cntlm swtichled_led watchdog_m semaphore_reg LED DIP S/W ROTARY S/W 100MHz ledcntl_m existcommon_reg ch_reg opt_datbuffm com_cnt ch_reg opt_datbuffm com_cnt ch_reg opt_datbuffm com_cnt ch_reg opt_datbuffm 80MHz com_cnt CH1 CH2 CH3 CH4 CH5 ch_reg opt_datbuffm com_cnt

Implementation of FPGA Logic PLC bus PLC- GATA ARRAY PL BLOCK PLC- AVALON I/F 32MHz plc-ifm plclocal armlocal AXI BRAM Controller PS BLOCK Dual ARM- Cortex-A9 QuadSPI GigE USART SDIO EEPROM(QSPI) GigE PHY USART-to-USB USART-to-USB RJ-45 Micro-USB Micro-SD We can port the FPGA logic to an alternative bus by replacing this part. LED IRQ information_reg ledcntl_m DPRAM (Descriptor) IRQ common_reg DDR3 Controller DDR SDRAM3 (1GB) iorelay_reg int_cntlm swtichled_led watchdog_m semaphore_reg DIP S/W ROTARY S/W 100MHz existcommon_reg ch_reg opt_datbuffm com_cnt ch_reg opt_datbuffm com_cnt ch_reg opt_datbuffm com_cnt ch_reg opt_datbuffm 80MHz com_cnt CH1 CH2 CH3 CH4 CH5 ch_reg opt_datbuffm com_cnt

Summary We have successfully ported the VME-based optical-link remote I/O module to the e-rt3 platform. The developed module OPT-PLC is equipped with Zynq 7000 SoC to build the communication procedures as the application S/W on the ARM Linux. the interface with the PLC bus is simplified and the e-rt3 general-purpose device driver is available. We can port the developed FPGA logic to an alternative bus e.g. the PCI express by replacing the PLC bus interface block in the PL part. The interface simplification enhances portability.

Thank you for your attention.