An Overview of High-Speed Serial Bus Simulation Technologies

Similar documents
Serial Link Analysis and PLL Model

IBIS-AMI Model Simulations Over Six EDA Platforms

Explore your design space including IBIS AMI models with Advanced Channel Simulation

Validation of Quasi-Analytical and Statistical Simulation Techniques for Multi-Gigabit Interconnect Channels

Understanding IBIS-AMI Simulations

Understanding IBIS-AMI Simulations

Advanced Jitter Analysis with Real-Time Oscilloscopes

Specifying Crosstalk. Adam Healey Agere Systems May 4, 2005

IBIS-ATM Update: SerDes Modeling and IBIS

IBIS-AMI: Assumptions, Terminology & Analytical Flows

Multi-Gigabit Serial Link Analysis using HSPICE and AMI Models

AMI Applications in High-speed Serial Channel Analysis and Measurement Correlation

Keysight Technologies EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes. Data Sheet

BER- and COM-Way of Channel- Compliance Evaluation: What are the Sources of Differences?

On the Modeling and Analysis of Jitter in ATE Using Matlab

UNDERSTANDING IBIS-AMI SIMULATIONS

Keysight Technologies IBIS-AMI Based Link Analysis of Realistic 56G PAM4 Channels

SerDes Channel Simulation in FPGAs Using IBIS-AMI

IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems

Proposal for modeling advanced SERDES

Concerns when applying Channel Simulation to DDR4 Interface

Using IBIS-AMI in the Modeling of Advanced SerDes Equalization for Serial Link Simulation

What the Dual-Dirac Model is and What it is Not

5 GT/s and 8 GT/s PCIe Compared

Automated AMI Model Generation & Validation

EPSON. Technical Note. Oscillator Jitter and How to Measure It. Introduction. Jitter. Cycle-Cycle Jitter

Analyzing Digital Jitter and its Components

Leveraging IBIS Capabilities for Multi-Gigabit Interfaces. Ken Willis - Cadence Design Systems Asian IBIS Summit, Shanghai, PRC November 13, 2017

Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement

Agilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes

SPISim StatEye/AMI User s Guide

Aggregation of Crosstalk in Backplanes

PCI Express Link Equalization Testing 서동현

100GEL C2M Channel Analysis Update

High-Speed Jitter Testing of XFP Transceivers

SerDes Modeling: IBIS-ATM & Model Validation July 2007

SerDes Modeling: Demonstrating IBIS-AMI Model Interoperability

BIRD AMI Model New IBIS Support

HOME :: FPGA ENCYCLOPEDIA :: ARCHIVES :: MEDIA KIT :: SUBSCRIBE

Electrical optimization and simulation of your PCB design

10GBASE-KR for 40G Backplane

The Jitter-Noise Duality and Anatomy of an Eye Diagram

EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes

Peak Distortion Analysis implemented in VHDL-AMS

10A AMI PARAMETER DEFINITION FILE STRUCTURE

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009

Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s

Simulation Results for 10 Gb/s Duobinary Signaling

A Practical Methodology for SerDes Design

Signal Integrity Analysis for 56G-PAM4 Channel of 400G Switch

Comparison of BER Estimation Methods which Account for Crosstalk

Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

Jitter Basics Lab Using SDAIII & Jitter Sim

AN 608: HST Jitter and BER Estimator Tool for Stratix IV GX and GT Devices

Modeling Pre/de-emphasis buffers with [Driver Schedule]

Verification of ICN Usability in Characterizing System Crosstalk

Characterize and Debug Crosstalk Issues with Keysight Crosstalk Analysis App

Signal Integrity in Embedded Computer Applications

Status Report IBIS 4.1 Macro Working Group

PCI Express 4.0. Electrical compliance test overview

Receiver Tolerance Testing With Crosstalk Aggressors TT-MA2. ArvindA. Kumar, Intel Corporation Martin Miller Ph.D., LeCroy Corporation.

What s New in HyperLynx 8.0

Building IBIS-AMI Models for DDR5 Applications. Todd Westerhoff, SiSoft

Statistical Timing Analysis Using Bounds and Selective Enumeration

Raj Kumar Nagpal, R&D Manager Synopsys. Enabling Higher Data Rates and Variety of Channels with MIPI D-PHY

Solving the challenges posed by Chip/Package/Board Co-Design

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005

Using RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission

Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height

PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s

Effortless Burst Separation

Receiver Modeling for Static Functional Crosstalk Analysis

Feasibility of 40/100G Heterogeneous System based on Channel Data

SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

40 and 100 Gigabit Ethernet Consortium Clause 86 40GBASE-SR4 and 100GBASE-SR10 PMD Test Suite v0.1 Technical Document

ADS USB 3.1 Compliance Test Bench

An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation

PCI Express Electrical Basics

SIMULATED LIDAR WAVEFORMS FOR THE ANALYSIS OF LIGHT PROPAGATION THROUGH A TREE CANOPY

in Synchronous Ethernet Networks

Signal Integrity Analysis

Channel Based Methods for Signal Integrity Evaluation COMPAL ELECTRONICS, INC. Taipei Server Business Aug 13, 2013

Two for One: Leveraging SerDes Flows for AMI Model Development

Optimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation

Crosstalk Analysis Application

High-speed I/O test: The ATE paradigm must change

IBIS-AMI Modeling Using Scripts and Spice Models

Understanding and Performing Precise Jitter Analysis

Chapter 1. Introduction

Board Design Guidelines for PCI Express Architecture

SSO Noise And Conducted EMI: Modeling, Analysis, And Design Solutions

THREE THINGS TO CONSIDER WHEN DESIGNING ELECTRONIC PRODUCTS WITH HIGH-SPEED CONSTRAINTS BY: PATRICK CARRIER, MENTOR GRAPHICS CORP.

Machine Learning for High-Speed Channel Design. Dale Becker and Jose Hejase IBM Systems

High Speed Design Testing Solutions

Keysight Technologies How to Correlate USB Type-C Simulation and Measurement

Source-Synchronous Testing Using Paired Strobes

Measurement and Simulation of a High- Speed Electro/Optical Channel

Supporting Advanced-Node FinFET SoCs with 16Gbps Multi-Protocol SerDes PHY IP

Overcoming PCI-Express Physical Layer Challenges

Optimal Management of System Clock Networks

Transcription:

An Overview of High-Speed Serial Bus Simulation Technologies Asian IBIS Summit, Beijing, China September 11, 27.25.2.15.1.5 -.5 -.1 Arpad Muranyi arpad_muranyi@mentor.com Vladimir Dmitriev-Zdorov -.15 -.2 -.25 -.5 -.4 -.3 -.2 -.1.1.2.3.4.5 Mentor Graphics Corp., 27, Reuse by written permission only. All rights reserved.

An Overview of High-Speed Serial Bus Simulation Technologies Asian IBIS Summit, Beijing, China September 11, 27.25.2.15.1.5 -.5 -.1 -.15 -.2 -.25 -.5 -.4 -.3 -.2 -.1.1.2.3.4.5 1. Overview: Traditional vs. Emerging Approaches 2. Worst-Case Bit Sequence 3. Validating Results, Summary 4. Equalization 2

Traditional TD Simulations and SerDes It is possible to generate eye diagrams and BER contours with normal Time Domain simulations Benefit: all non-linear and time variant effects can be accounted for (with appropriate Tx/Rx models) Problem: it usually takes a long time to simulate, especially with transistor level Tx/Rx models 3

Advanced Analysis Techniques Chip and CAD tool vendors developed numerous fast algorithms in recent years Benefit: one can predict the eye and BER of huge number of bit transitions (millions) in a few seconds or minutes Problem: most algorithms rely on some assumptions which are not always true or cannot always be satisfied Note: for example: using Linear, and Time Invariant (LTI) models there are specialized linear time domain simulators (using LTI assumptions) which are orders of magnitudes faster than general purpose time domain simulators 4

How do These Fast Algorithms Work? Most fast algorithms use superpositioning and statistical techniques to get quick results Example: a worst case eye opening can be obtained from a pulse response by superimposing UI-wide slices of the waveform and summing them appropriately BER curves are obtained similarly but the probability of each cursor combination is also calculated using statistical techniques 5

Statistical Contours.5.4.3.2.1 -.1 -.2 -.3 -.4 -.5 -.5 -.4 -.3 -.2 -.1.1.2.3.4.5 Illustration: The innermost contour corresponds to the worst case eye opening The worst case contour alone doesn t tell us of the probability a trace may reach a particular region The nested contours confine the areas a trace may enter with a certain probability:, 1e-3, 1e-27 1e-3, etc... Statistical contours are what we d get if we built the set of eye contours for increasingly longer sequences 6

Additional Effects Cross talk and jitter increases the complexity of the algorithms is the aggressor signal synchronized with the victim? deterministic and random jitter must be handled differently etc Multi-tap, equalization, clock recovery features require additional algorithms Encoded data needs special attention 8b1b and similar encoding schemes eliminate certain data patterns and result in a more open eye naturally 7

Crosstalk Illustration Since crosstalk responses add to the self-response, the PDFs of the crosstalk responses and the self-response must be convolved However, the crosstalk PDFs must be defined differently depending on whether the signals of the victim and aggressor(s) are synchronized 1UI 1UI p( x, τ) where: p is the probability density function (PDF), x is the argument of the PDF, τ is the synchronization variable (phase or delay) T is the bit period 1 p( x) = p( x, τ ) dτ T For synchronous crosstalk (left), we need to define a PDF for each slice along unit interval. For asynchronous crosstalk (right), we define uniform PDF by averaging all the crosstalk PDFs T 8

Jitter Illustration Random jitter has unlimited Gaussian distribution. It may close the eye (at low levels of probability) we characterize random jitter by defining both statistical (sigma/bit interval ratio) and frequency properties (median frequency/bit rate ratio) Deterministic sinusoidal jitter has 1/sqrt(1-x 2 ) type PDF. (Some use a double dirac delta function as a simplification). It may close the eye only if the magnitude is large enough it is characterized by magnitude and frequency measure We account for jitter in statistical and time-domain simulation (eye-contour, traces and bathtub) Gaussian Sinusoidal Further reading on jitter: http://www.tek.com/measurement/scopes/jitter/55w_16146_1.pdf 9

Jitter Effects on Bathtub Curves 1-2 1-4 1-6 1-8 1-1 -.8 -.6 -.4 -.2.2.4.6.8 Time offset in UI Red - no jitter Blue - sinusoidal jitter, magnitude to bit interval ratio is.2 Green - gaussian random jitter, sigma to bit interval ratio.5 Black - both random and sinusoidal jitter 1

An Overview of High-Speed Serial Bus Simulation Technologies Asian IBIS Summit, Beijing, China September 11, 27.25.2.15.1.5 -.5 -.1 -.15 -.2 -.25 -.5 -.4 -.3 -.2 -.1.1.2.3.4.5 1. Overview: Traditional vs. Emerging Approaches 2. Worst-Case Bit Sequence 3. Validating Results, Summary 4. Equalization 11

Verification at Worst Case How do we Know we Have the Correct Answers? We can find what data sequence generates the worst eye contour and then using the same sequence we can run time domain simulations to check whether we get the same eye contour Problem: how do we find the true worst case? LTI models used in fast algorithms may give a different worst case sequence from the actual worst case sequence we would get using non-lti models 12

Worst Sequence (WS) The WS is unique for any combination of channel and pulse width For a given channel and pulse width, we can find a WS directly that generates the worst eye in a fraction of a second If WS contains 5 pulses, the probability to find WS & worst eye by applying a long random sequence would be 1 in 2 5, or less than 1 in 1e 15 We can also find the WS directly for encoded data sequences, such as 8b1b Eye built from long PRBS Same when input sequence contains the worst sequence 2 Gbps rate 2 Gbps rate 13

Why are the tails of the PDF so important? A B PDF of eye slice at line A or B S=1 S=1 This small red area contains all of the bit errors (BE), and the lower bound on the PDF (green line) is the worst case From here we can see how important it is to generate an accurate tail for the PDF. The lower bound of the PDF is determined by the worst case sequence. Without knowing this bound, an accurate BER estimation is not possible. 14

What does a true PDF look like? Two PDFs with the same expected value and similar mean deviations may produce both under- (A) and over-estimation (B) of the BER. * The central limit Theorem states that the sum of many independent and identically distributed random variables tends to have Gaussian distribution. However, the cursors typically have very different magnitudes therefore the associated values are not identically distributed. True PDF Gaussian PDF A B 15

Data Encoding and WS Prediction 5 5 5 4 4 4 3 3 3 2 2 2 1 1 1-1 -1-1 -2-2 -2-3 -3-3 -4-4 -4-5.1.2.3.4.5.6.7.8.9 1-5.1.2.3.4.5.6.7.8.9 1-5.1.2.3.4.5.6.7.8.9 1 Unconstrained worst case sequence results in a closed eye (pessimistic) A 1k-bit long random 8b1b input sequence results in an eye that is better than reality (optimistic) A 4-bit long worst 8b1b input sequence yields a realistic worst case eye while complying with the protocol 16

An Overview of High-Speed Serial Bus Simulation Technologies Asian IBIS Summit, Beijing, China September 11, 27.25.2.15.1.5 -.5 -.1 -.15 -.2 -.25 -.5 -.4 -.3 -.2 -.1.1.2.3.4.5 1. Overview: Traditional vs. Emerging Approaches 2. Worst-Case Bit Sequence 3. Validating Results, Summary 4. Equalization 17

Additional Checks and Tests We can check the effects of non linearity by overlaying the waveforms of full transistor level models with the waveforms of behavioral models used in the fast tools Comparing the results of the various responses can help to find the amount of non-linearity rising/falling step, pulse, impulse We can run a huge number of bit transitions with fast time domain simulations and correlate its results with the results of statistical algorithms remember, there are fast time domain simulation techniques (using LTI assumptions) that make trillions of bits simulations possible (in the time domain) 18

Cross-Verification Flow SPICE-level simulation Here we pass detailed pulse/step responses from SPICE to Fast Eye. A few-pulse long SPICE waveforms can be verified to those from Fast Eye time domain. Then Fast Eye time domain may proceed with billion bits Time-domain simulation We can compare timing/voltage margins by applying worst case sequence back to the time-domain simulation, in Fast Eye or even in SPICE type simulator Worst case analysis With billions bit simulated we can already get trustable histogram and compare it against similar data from statistical analysis. Then statistical analysis proceeds to much lower probabilities (1e-15 1e-18) Statistical analysis Worst-case solution imposes bounds on statistical measures such as PDF or BER. Those can be verified 19

Fitted vs. Convolution-Based Algorithms Problem: convolution based algorithms use impulse/pulse/step response waveforms as input the length of the input waveform determines the length of the convolution and ultimately the accuracy and speed of the algorithm Solution: use fitted functions accuracy is independent of input waveform s length no need to limit the waveform s sampling rate or length unlimited dynamic range (accurate accounting for low frequency effects) about 1 times faster than competing approaches 2

Channel with Long Impulse Response A 6 ns impulse response seems to settle after 5 ns However, when zooming out, oscillations become visible Convolution-based methods become inefficient with long responses 21

AC Analysis Reveals Low-frequency resonances Sampled transfer function (from AC analysis with adaptive step) and fitted transfer function are in excellent agreement (error <.3%) 22

ISI May Propagate for Thousands of Bits Fitted data consists of 2 poles only vs. the thousands of points in the pulse response waveform that is used by the convolution based algorithm It is impossible to determine the required minimum length for the pulse response other than by trial and error Eye opening vs. # of bits in the worst case sequence Eye opening vs. length of random sequence.4.4.45.35.35.4.3.3.35.25.2.15.25.2.15.3.25.2.15.1.1.1.5.5.5 5 1 15 2 25 3 Unconstrained WS: need a length in the hundreds 1 2 3 4 5 6 8b1b WS: need a length in the thousands 1 3 1 4 1 5 1 6 1 7 1 8 1 9 1 1 1 11 Convolution with a 1-bit WS does not show eye closing (magenta, cyan) 23

BER Contours for Long ISI Propagation Unconstrained sequence.4.5.6.3.4.4.3.2.2.2.1.1 -.1 -.1 -.2 -.2 -.3 L=1 -.2 -.3 -.4 L=2 -.4 -.6 L=3 -.4 -.5 -.4 -.3 -.2 -.1.1.2.3.4.5 -.5 -.5 -.4 -.3 -.2 -.1.1.2.3.4.5 -.8 -.5 -.4 -.3 -.2 -.1.1.2.3.4.5 8b1b protocol.25.25.25.2.2.2.15.15.15.1.1.1.5.5.5 -.5 -.5 -.5 -.1 -.1 -.1 -.15 -.2 L=2 -.25 -.5 -.4 -.3 -.2 -.1.1.2.3.4.5 -.15 -.2 L=4 -.25 -.5 -.4 -.3 -.2 -.1.1.2.3.4.5 -.15 -.2 L=8 -.25 -.5 -.4 -.3 -.2 -.1.1.2.3.4.5 24

Benchmarks (Normalized to 1e6 Bits) Fit-based approach No input jitter 2 sec With input jitter 12 sec Cursor-based approach (4 bit long response) No input jitter 3 sec With input jitter 48 sec Summary: The Ratio was 15 without and 4 with input jitter However, as we saw it before from the 8b1b worst sequence, the 4 bit pulse response is still too short to cover all of the ISI effects in this particular channel 25

Simulation Technique Comparison Chart Modeling level Device physical + EM models What do we miss? N/A How many bits can be simulated reasonably? 1-1 Transistor + RLC (classic SPICE) A few details as we covert into lumped 1 2-1 3 IBIS/VHDL-AMS + S-parameters Some device details 1 3-1 6 Fast eye-diagram algorithms Nonlinearity of devices 1 7-1 11 Direct worst sequence & BER Jitter-ISI correlation, DFE error propagat. infinity 26

An Overview of High-Speed Serial Bus Simulation Technologies Asian IBIS Summit, Beijing, China September 11, 27.25.2.15.1.5 -.5 -.1 -.15 -.2 -.25 -.5 -.4 -.3 -.2 -.1.1.2.3.4.5 1. Overview: Traditional vs. Emerging Approaches 2. Worst-Case Bit Sequence 3. Validating Results, Summary 4. Equalization 27

Tx and Rx Equalization There are two main types of equalization Finite Impulse Response (FIR), also known as Feed-Forward Equalizer (FFE) http://en.wikipedia.org/wiki/finite_impulse_response Infinite Impulse Response (IIR), also known as Feed-Back Equalizer (FBE) http://en.wikipedia.org/wiki/infinite_impulse_response Both of these can be implemented in Tx and Rx Decision Feedback Equalization (DFE) similar to IIR (or FBE) but it has a decision block (comparator) in the loop implemented in Rx only 28

A Typical DFE Block + + K1 K2 K3 - channel Delay Delay Delay output In contrast to linear equalization, DFE cannot suppress pre-cursors. However, it is capable of completely removing a number of the post cursors 29

Opening the Eye with DFE # taps = # taps = 1 Fixed coeff. Eye-diagram and contour: cursor-based approach, no DFE, no jitter The effect of applying fixed aperture 1-tap DFE, no random jitter Fixed 3-tap DFE, no random jitter.5.5.5.4.4.4.3.3.3.2.2.2.1.1.1 -.1 -.1 -.1 -.2 -.2 -.2 -.3 -.3 -.3 -.4 -.4 -.4 -.5 -.5.1.2.3.4.5.6.7.8.9 1 Eye-diagram and contour: cursor-based approach, no DFE, no jitter Adjustable coeff. # taps = 3.1.2.3.4.5.6.7.8.9 1 -.5.5 Eye-diagram and contour, the effect of 1-tap adjustible aperture FDE, no jitter.5.5.4.4.4.3.3.3.2.2.2.1.1.1 -.1 -.1 -.2 -.2 -.2 -.3 -.3 -.3 -.4 -.4 -.4 -.5 -.5.1.2.3.4.5.6.7.8.9 1.1.2.3.4.5.6.7.8.9 1.1.2.3.4.5.6.7.8.9 1.9 1 Adjustible aperture 3-tap DFE, no random jitter -.1 -.5.1.2.3.4.5.6.7 3.8

Bathtub Curves with FFE and DFE 1-2 1-4 1-6 1-8 1-1 1-12 -1 -.8 -.6 -.4 -.2.2.4.6.8 1 Time offset in UI FFE and DFE if applied together allow the best combined effect. If necessary, we may add random jitter and build the combined eye/bathtub or investigate bit error propagation Blue - no DFE Red - 2 tap DFE Black - 5 tap DFE and 3 tap FFE 31

32