DSP Development Kit, Stratix II Edition

Similar documents
Table 1 shows the issues that affect the FIR Compiler v7.1.

Video and Image Processing Suite

UTOPIA Level 2 Slave MegaCore Function

Table 1 shows the issues that affect the FIR Compiler, v6.1. Table 1. FIR Compiler, v6.1 Issues.

RapidIO Physical Layer MegaCore Function

RapidIO MegaCore Function

POS-PHY Level 4 MegaCore Function

RLDRAM II Controller MegaCore Function

DSP Builder. DSP Builder v6.1 Issues. Error When Directory Pathname is a Network UNC Path

DDR & DDR2 SDRAM Controller Compiler

PCI Express Compiler. System Requirements. New Features & Enhancements

Nios II Embedded Design Suite 6.1 Release Notes

SONET/SDH Compiler. Introduction. SONET/SDH Compiler v2.3.0 Issues

DDR & DDR2 SDRAM Controller

DDR & DDR2 SDRAM Controller

DDR & DDR2 SDRAM Controller Compiler

RapidIO MegaCore Function

Non-Volatile Configuration Scheme for the Stratix II EP2S60 DSP Development Board

Active Serial Memory Interface

Enhanced Configuration Devices

DDR & DDR2 SDRAM Controller Compiler

Nios II Embedded Design Suite 7.1 Release Notes

FFT MegaCore Function

Using the Nios Development Board Configuration Controller Reference Designs

Using the Serial FlashLoader With the Quartus II Software

FPGAs Provide Reconfigurable DSP Solutions

Cyclone II FPGA Family

DSP Builder Release Notes

Introduction. Design Hierarchy. FPGA Compiler II BLIS & the Quartus II LogicLock Design Flow

Simple Excalibur System

Estimating Nios Resource Usage & Performance

Using MAX 3000A Devices as a Microcontroller I/O Expander

Enhanced Configuration Devices

Arria II GX FPGA Development Board

ByteBlaster II Download Cable User Guide

Simulating the ASMI Block in Your Design

Simulating the PCI MegaCore Function Behavioral Models

ByteBlaster II Parallel Port Download Cable

Stratix FPGA Family. Table 1 shows these issues and which Stratix devices each issue affects. Table 1. Stratix Family Issues (Part 1 of 2)

Using MicroC/OS-II RTOS with the Nios II Processor Tutorial Preliminary Information

Using MAX II & MAX 3000A Devices as a Microcontroller I/O Expander

RapidIO MegaCore Function

CORDIC Reference Design. Introduction. Background

AN 547: Putting the MAX II CPLD in Hibernation Mode to Achieve Zero Standby Current

FPGA Design Security Solution Using MAX II Devices

Disassemble the machine code present in any memory region. Single step through each assembly language instruction in the Nios II application.

Simulating the PCI MegaCore Function Behavioral Models

Nios Soft Core Embedded Processor

For Quartus II Software. This Quick Start Guide will show you how to set up a Quartus

AN 549: Managing Designs with Multiple FPGAs

FFT/IFFT Block Floating Point Scaling

24K FFT for 3GPP LTE RACH Detection

Video Input Daughter Card Reference Manual

Implementing LED Drivers in MAX and MAX II Devices. Introduction. Commercial LED Driver Chips

Debugging Nios II Systems with the SignalTap II Logic Analyzer

Excalibur Solutions DPRAM Reference Design

Design Verification Using the SignalTap II Embedded

Converting.srec Files to.flash Files for Nios Embedded Processor Applications

Nios II Performance Benchmarks

Arria II GX FPGA Development Board

Stratix II FPGA Family

Board Update Portal based on Nios II Processor with EPCQ (Arria 10 GX FPGA Development Kit)

Exercise 1 In this exercise you will review the DSSS modem design using the Quartus II software.

White Paper. Floating-Point FFT Processor (IEEE 754 Single Precision) Radix 2 Core. Introduction. Parameters & Ports

Matrices in MAX II & MAX 3000A Devices

Practical Hardware Debugging: Quick Notes On How to Simulate Altera s Nios II Multiprocessor Systems Using Mentor Graphics ModelSim

Simulating the Reed-Solomon Model

Implementing LED Drivers in MAX Devices

PCI Express Development Kit, Stratix II GX Edition Getting Started User Guide

Remote Drive. Quick Start Guide. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 0.1.

PCI Express Multi-Channel DMA Interface

Increasing Productivity with Altera Quartus II to I/O Designer/DxDesigner Interface

Legacy SDRAM Controller with Avalon Interface

Stratix II vs. Virtex-4 Performance Comparison

Nios DMA. General Description. Functional Description

December 2002, ver. 1.3 Application Note 191. Six individual interrupts Six-bit priority scheme Five-bit priority scheme plus one individual interrupt

MAX 10 User Flash Memory User Guide

Supporting Custom Boards with DSP Builder

Simultaneous Multi-Mastering with the Avalon Bus

Intel Acceleration Stack for Intel Xeon CPU with FPGAs 1.0 Errata

DSP Development Kit, Stratix & Stratix Professional Edition Getting Started User Guide

Real-Time ISP and ISP Clamp for Altera CPLDs

Nios II Development Kit Getting Started User Guide

Introduction. Synchronous vs. Asynchronous Memory. Converting Memory from Asynchronous to Synchronous for Stratix & Stratix GX Designs

White Paper Configuring the MicroBlaster Passive Serial Software Driver

Nios PIO. General Description. Functional Description

MILITARY ANTI-TAMPERING SOLUTIONS USING PROGRAMMABLE LOGIC

Figure 1. Device Package Ordering Information for Stratix, Stratix GX, Cyclone, APEX 20KC, APEX II, Mercury & Excalibur Devices EP1S 25 F 780 C 5 N

Errata Sheet for Cyclone V Devices

EFEC20 IP Core. Features

Stratix vs. Virtex-II Pro FPGA Performance Analysis

Quartus II Software Version 11.0 SP1 Device Support

NIOS II Processor Booting Methods In MAX 10 Devices

Simulating Nios II Embedded Processor Designs

Using the Transceiver Reconfiguration Controller for Dynamic Reconfiguration in Arria V and Cyclone V Devices

USB BitJetLite Download Cable

Using Verplex Conformal LEC for Formal Verification of Design Functionality

4. TriMatrix Embedded Memory Blocks in HardCopy IV Devices

FFT MegaCore Function User Guide

Customizable Flash Programmer User Guide

Transcription:

DSP Development Kit, Stratix II Edition August 2005, Development Kit version 1.1.0 Errata Sheet This document addresses known errata and documentation changes the DSP Development Kit, Stratix II Edition version 1.1.0. Errata are design functional defects or errors. Errata may cause the board or designs in this DSP Development Kit, Stratix II Edition to deviate from published specifications. Documentation changes include typos, errors, unclear descriptions, or omissions from current published specifications or product documents. These documentation changes or clarifications will be incorporated into an upcoming release of the DSP Development Kit, Stratix II Edition. DSP Development Kit, Stratix II Edition 1.1.0 Issues Altera has identified the following issues that affect the DSP Development Kit, Stratix II Edition. 1. When Using the Quartus II Software Version 4.2 or Later Versions, Programming Failure Is Reported During JTAG Programming on the 2S60 DSP Development Board on page 1. 2. You Cannot Write to User Configuration 2 Area of the Nonvolatile Memory on the Board Cannot with the Nios II Designs in the Kit on page 2. 3. The Write2Flash Utility, Referenced by the Stratix II EP2S60 DSP Development Board Data Sheet, Is Not On the Kit CD-ROM on page 3. When Using the Quartus II Software Version 4.2 or Later Versions, Programming Failure Is Reported During JTAG Programming on the 2S60 DSP Development Board On the Stratix II DSP board, configuration of the FPGA via JTAG fails when you use the Quartus II software version 4.2 or higher, if switch4 is set to the Open state on DIP switch SW2. The Quartus II software version 4.2 or higher incorrectly reports that the device programming was unsuccessful. Altera Corporation 1 ES-S20805-1.0

DSP Development Kit, Stratix II Edition This failure is observed on all Stratix II DSP boards when you configure the FPGA via JTAG using the Quartus II software version 4.2 or later and switch4 on DIP switch SW2 is set to the Open state. This error occurs because the expected user programming file is not loaded into the FPGA. The factory configuration is loaded into the FPGA instead of the user programming file. Set switch4 of DIP switch SW2 to the Closed position before programming the FPGA. There are no planned changes for this problem. You Cannot Write to User Configuration 2 Area of the Nonvolatile Memory on the Board Cannot with the Nios II Designs in the Kit When trying to write a user-made configuration into User 2 area using the Nios II Flash Programmer, the flash write fails. This is caused by an error in the make target board (TargetBoard.mak) file. The address for the User 2 area does not match the address that is used by the configuration controller (the MAX CPLD). This problem occurs with all Nios II designs compiled with the original Nios II board component that shipped with the DSP Development Kit, Stratix II Edition version 1.1.0 kit CD-ROM. Your programs cannot write user configurations into the User 2 area of the on-board flash memory. However, User 0 and User 1 areas are still writable. Replace the board component files with files you download from the Altera FTP site. 2 Altera Corporation

DSP Development Kit, Stratix II Edition 1.1.0 Issues After you install the software from the distribution CD-ROM, the board files you will replace are in the directory: <install_path>\stratixii_dsp_kitv1.1.0\examples\hw \NiosII\altera_dsp_dev_board_stratix_2s60 Download replacement files from the Altera FTP site: ftp://ftp.altera.com/outgoing/devkit/dsp_dk_2s60 /DSP-2S60_Brd_Cmp_fix.zip Using the Nios II Flash Programmer utility, recompile the Nios II design that you want to use to program the flash memory. Future releases of this kit will include the corrected board component files. The Write2Flash Utility, Referenced by the Stratix II EP2S60 DSP Development Board Data Sheet, Is Not On the Kit CD-ROM In the Stratix II EP2S60 DSP Development Board Data Sheet, in the Non- Volatile Configuration section, the Write2Flash utility is mentioned as a tool you can use to download user configuration data into the on-board flash. The new method is to use the Nios II Flash Programmer through the Nios II SDK Shell. This Write2Flash utility is mentioned in versions 1.0 and 1.1 of the Stratix II EP2S60 DSP Development Board Data Sheet. There is no design impact. Use the Nios II Flash Programmer from the Nios II SDK Shell to download configurations into the on-board flash. See the example instructions below. f Refer to the Nios II Flash Programmer User Guide for more detailed instructions on using the Nios II Flash Programmer. Altera Corporation 3

DSP Development Kit, Stratix II Edition Example instructions for programming the 2S60 DSP board. 1. Generate a flash file to load into the flash device. 2. Run the Nios II SDK Shell. 3. Change directories to the project location. 4. Run the sof2flash utility: $ sof2flash --input=<project_name>.sof --output =<project_name>.flash --offset=0x00500000 Use the offset switch to specify which configuration area of the flash will be loaded. Use 0x00500000 for User 0 area, 0x00800000 for User 1 area, or 0x00C00000 for User 2 area. 5. Copy the flash file into the on-board flash device. 6. Move a copy of the flash programming SOF file to your project directory. The SOF file is in the directory: <2S60_DevKit_Install_Directory>\Examples\HW\NiosII \altera_dsp_dev_board_stratix_2s60\system \altera_dsp_dev_board_stratix_2s60.sof 7. Run the Nios II Flash Programmer (nios2-flash-programmer) utility: $ nios2-flash-programmer --base=0x01000000 input =<project_name>.flash -sof =altera_dsp_dev_board_stratix_2s60.sof --device=1 Future releases of this kit will correct the Stratix II EP2S60 DSP Development Board Data Sheet. Contact Information For more information, contact Altera's mysupport web site at www.altera.com/mysupport and click Create New Service Request. Choose the Product Related Request form. 4 Altera Corporation

Revision History Revision History Table 1 shows the DSP Development Kit, Stratix II Edition errata sheet revision history. Table 1. DSP Development Kit, Stratix II Edition Errata Sheet Revision History Version Date Details of Change 1.1.0 August 2005 When Using the Quartus II Software Version 4.2 or Later Versions, Programming Failure Is Reported During JTAG Programming on the 2S60 DSP Development Board on page 1 You Cannot Write to User Configuration 2 Area of the Nonvolatile Memory on the Board Cannot with the Nios II Designs in the Kit on page 2 The Write2Flash Utility, Referenced by the Stratix II EP2S60 DSP Development Board Data Sheet, Is Not On the Kit CD-ROM on page 3 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: literature@altera.com Copyright 2005 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. Altera Corporation 5

2024 © technodocbox.com Privacy Policy | Terms of Service | Feedback