SerDes Modeling: IBIS-ATM & Model Validation July 2007

Similar documents
IBIS-ATM Update: SerDes Modeling and IBIS

Building IBIS-AMI Models for DDR5 Applications. Todd Westerhoff, SiSoft

Understanding IBIS-AMI Simulations

A Beginner s Guide to SerDes and AMI Modeling. Todd Westerhoff, SiSoft Corey Mathis, MathWorks

Understanding IBIS-AMI Simulations

SerDes Modeling: Demonstrating IBIS-AMI Model Interoperability

IBIS-AMI: Assumptions, Terminology & Analytical Flows

Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement

SerDes Channel Simulation in FPGAs Using IBIS-AMI

Status Report IBIS 4.1 Macro Working Group

UNDERSTANDING IBIS-AMI SIMULATIONS

Multi-Gigabit Serial Link Analysis using HSPICE and AMI Models

BIRD AMI Model New IBIS Support

Using IBIS-AMI in the Modeling of Advanced SerDes Equalization for Serial Link Simulation

Proposal for modeling advanced SERDES

IBIS Quality Review. IBIS Summit Meeting Design Automation Conference, San Francisco, California, July 28, 2009

IBIS-AMI Model Simulations Over Six EDA Platforms

A New Method For Developing IBIS-AMI Models

Automated AMI Model Generation & Validation

Explore your design space including IBIS AMI models with Advanced Channel Simulation

Concerns when applying Channel Simulation to DDR4 Interface

Two for One: Leveraging SerDes Flows for AMI Model Development

Portable Stimulus Working Group

SPISim StatEye/AMI User s Guide

An Overview of High-Speed Serial Bus Simulation Technologies

Keysight Technologies IBIS-AMI Based Link Analysis of Realistic 56G PAM4 Channels

Leveraging IBIS Capabilities for Multi-Gigabit Interfaces. Ken Willis - Cadence Design Systems Asian IBIS Summit, Shanghai, PRC November 13, 2017

AN-715 APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA Tel: 781/ Fax: 781/

100GEL C2M Channel Analysis Update

Serial Link Analysis and PLL Model

IBIS 4.1 Macromodel Library for Simulator Independent Modeling

New AMI API to Resolve Model Parameter Dependencies

Achieving PCI Express Compliance Faster

Table of Contents. DigRF FAQ July, 2007

Frequently Asked Questions (FAQ)

Implementing Multi-Gigabit Serial Links in a System of PCBs

01-1 Electronic Design Automation (EDA) The use of software to automate electronic (digital and analog) design.

Using DATA Files for IBIS-AMI Models

PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers

Intel Quartus Prime Standard Edition Software and Device Support Release Notes

Signal Integrity Analysis

Compact Model Council

5 GT/s and 8 GT/s PCIe Compared

Intel Quartus Prime Pro Edition Software and Device Support Release Notes

IBIS and Power Delivery Systems

01 1 Electronic Design Automation (EDA) the correctness, testability, and compliance of a design is checked by software

Modeling Pre/de-emphasis buffers with [Driver Schedule]

CDSA Technology. Intel Corporation Denise Ecklund July 1998

IBIS-AMI Modeling Using Scripts and Spice Models

Keysight Technologies Understanding PCI Express 3.0 Physical Layer Transmitter Testing

Intel Quartus Prime Pro Edition Software and Device Support Release Notes

SerialLite III Streaming IP Core Design Example User Guide for Intel Stratix 10 Devices

CIRCUIT DESIGN. is published monthly by: UP Media Group Inc Powers Ferry Road, Ste. 600 Atlanta, GA Tel (678) Fax (678)

High-speed I/O test: The ATE paradigm must change

Describes information for this release. Describes added functions for this release. Describes bug fixes in released software version

Design Solutions in Foundry Environment. by Michael Rubin Agilent Technologies

IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems

Sequence Estimators with Block Termination in the presence of ISI

10A AMI PARAMETER DEFINITION FILE STRUCTURE

INTERNATIONAL STANDARD

Intel Quartus Prime Pro Edition

UWBTRACER /TRAINER. Protocol Verification for Certified Wireless USB (WUSB) and WiMedia Ultra Wideband Applications

HDMI Solution. U N Vasudev - Strategic Product Planner

Trends in Digital Interfaces for High-Speed ADCs

SystemC Community. ISCUG May 9, 2008 Girish Nanappa, OSCI

An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation

Boundary Scan: Technology Update

EE 4755 Digital Design Using Hardware Description Languages

SPISim1. SPISim Modeling Suite. IBIS, IBIS-AMI model generation and general modeling

HFSS Solver On Demand for Package and PCB Characterization Using Cadence. Greg Pitner

IBIS and Behavioral Modeling

USB2.0 Type-C & Regular USB Device Electrical Compliance test procedure

Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes

HFSS Solver-On-Demand for Package and PCB Characterization Using Cadence Greg Pitner

Intel Quartus Prime Pro Edition Software and Device Support Release Notes

ESA IP Cores Service Current status, activities, and future plans. Kostas Marinis ESTEC/TEC-EDM

An Introduction to the Unified Coverage Interoperability Standard UCIS Technical Committee

BA-BIST: Board Test from Inside the IC Out

All Programmable: from Silicon to System

Modeling DDR3 with IBIS

Conditional Expressions in IBIS-AMI (updated from Feb 2010)

High Speed Digital Design With ADS 2012 and SystemVue 2012

QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004

EE 4755 Digital Design Using Hardware Description Languages

PCI Express 4.0. Electrical compliance test overview

Decoupling electrical and Optical Modulation Andre Szczepanek. Szczepanek_3bs_01a_0315.pdf Decoupling electrical and Optical Modulation 1

Intel Quartus Prime Pro Edition Handbook Volume 3

NFC Forum Compliance Program. Matt Ronning Compliance Committee Chairman NFC Forum September 2009

113 BSIMM Activities at a Glance

NFC Forum Certification Program. Mikko Saarisalo Nokia Vice Chairman, NFC Forum

INTERNATIONAL STANDARD

S-parameter interconnect model ports and terminals. Arpad Muranyi February 24, 2016

LatticeSCM SPI4.2 Interoperability with PMC-Sierra PM3388

Multi-lingual Model Support within IBIS

Technical Article MS-2442

AMI Applications in High-speed Serial Channel Analysis and Measurement Correlation

Supporting Advanced-Node FinFET SoCs with 16Gbps Multi-Protocol SerDes PHY IP

SerialLite III Streaming IP Core Design Example User Guide for Intel Arria 10 Devices

Ethernet Link Inspector User Guide v3.0 for Intel Stratix 10 Devices

Intel Cyclone 10 External Memory Interfaces IP Design Example User Guide

Transcription:

SerDes Modeling: IBIS-ATM & Model Validation July 2007 Signal Integrity Software, Inc.

IBIS-ATM Effort Goal: SerDes Rx/TX model interoperability Multiple EDA environments Multiple SerDes vendor models Protect SerDes vendor IP IBIS-ATM committee participation EDA: SiSoft, Cadence, Mentor, Agilent Semiconductor: IBM, TI, Intel, Micron, Xilinx, ST-Micro System: Cisco Two part modeling standard Electrical model: TX / RX analog characteristics Algorithmic model: equalization, clock recovery, device optimization algorithms 2

Serial Link Analysis TX RX Serializer Transmit Equalizer Package Interconnect System Interconnect Package Interconnect Receive Equalizer Data Recovery Clock Recovery TX EQ LTI or non-lti TX Equalization TX Optimization Channel & Analog I/O Linear, Time-Invariant Channel Characterization (Impulse response) RX EQ, CDR LTI or non-lti RX Equalization RX Clock Recovery RX Optimization 3

IBIS-ATM Algorithmic Models LTI Model Setttings Model Settings Channel Impulse Response TX INIT With TX EQ RX INIT With TX, RX EQ Non-LTI Model Settings Model Settings Recovered Clock Stimulus TX GETWAVE With TX EQ RX GETWAVE With TX, RX EQ 4

IBIS-ATM Status Subcommittee work, presentations & BIRD available on-line: http://www.vhdl.org/pub/ibis/macromodel_wip/ First draft of BIRD approved by IBIS-ATM subcommittee for model & EDA platform development Sample models for public reference - 7/17/07 5

Challenges IBISCHK cannot check compiled models Similar problem to AMS model calls API interface is complex by IBIS standards Several possible sources of platform/model incompatibility Incorrect EDA tool implementation Incorrect model implementation Incompatible run-time libraries A reference standard for IBIS-ATM is needed Reference platform implementation Reference model implementation 6

IBIS_ATM_Test Allows IBIS-ATM.dll models to be run as standalone executables Facilitates model debug Provides standard environment for testing model compliance Can be supplied as part of IP vendor model kit Authored by SiSoft, source code to be turned over to IBIS Open Forum Executable to be widely available 7

SiSoft IBIS_ATM TX Model IBIS Model Reference IBIS file Reference API model Impulse response and waveform processing 4 tap equalizer Pre-cursor tap Cursor tap 2 post-cursor taps Model normalizes tap sum Scalable transmit swing Executable and source code to be widely available API Model Code 8

Supporting Data Sample impulse response Sample stimulus data Batch files Documentation 9

Impulse Response Processing IBIS_ATM_test -f IBIS_ATM_Tx.dll -i impulse.csv IBIS_ATM_Test.exe impulse.csv Impulse response Model settings IBIS-ATM.DLL model (IBIS_ATM_Tx.dll) impulse_out.csv Equalized impulse response 10

Waveform Processing IBIS_ATM_test -f IBIS_ATM_Tx.dll -i tx_impulse.csv -g waveform.csv -c impulse.csv Impulse response Model settings waveform.csv Stimulus waveform IBIS_ATM_Test.exe IBIS-ATM.DLL model (IBIS_ATM_Tx.dll) impulse_out.csv Equalized impulse response waveform_out.csv Equalized waveform 11

No TX EQ Impulse Response Eye Diagram Signal @ Rx pad, Stimulus 12

TX EQ: (-.15,.7,-.125,-.025)*0.8 Impulse Response Eye Diagram Signal @ Rx pad, Stimulus 13

IBIS-ATM Evaluation Toolkit Goal: allow interested parties to evaluate & develop IBIS-ATM models Initially available on-request from SiSoft Will reassess distribution model once support requirements are better understood Contents IBIS_ATM_Test utility Sample TX model and source code Sample input data, scripts, documentation IBIS_ATM_Test source will be turned over to IBIS Open Forum (similar to IBISCHK) 14