Memory & Logic Array. Lecture # 23 & 24 By : Ali Mustafa

Similar documents
Logic and Computer Design Fundamentals. Chapter 8 Memory Basics

Digital Design, Kyung Hee Univ. Chapter 7. Memory and Programmable Logic

UNIT V (PROGRAMMABLE LOGIC DEVICES)

Memory and Programmable Logic

UNIT - V MEMORY P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

Lecture 13: Memory and Programmable Logic

Concept of Memory. The memory of computer is broadly categories into two categories:

Random Access Memory (RAM)

RISC (Reduced Instruction Set Computer)

Lecture-7 Characteristics of Memory: In the broad sense, a microcomputer memory system can be logically divided into three groups: 1) Processor

CS24: INTRODUCTION TO COMPUTING SYSTEMS. Spring 2017 Lecture 13

ENGIN 112 Intro to Electrical and Computer Engineering

Semiconductor Memories: RAMs and ROMs

Memory and Programmable Logic

Chapter 6 (Lect 3) Counters Continued. Unused States Ring counter. Implementing with Registers Implementing with Counter and Decoder

ECE 341. Lecture # 16

ECEN 449 Microprocessor System Design. Memories. Texas A&M University

CSEE 3827: Fundamentals of Computer Systems. Storage

Unit 6 1.Random Access Memory (RAM) Chapter 3 Combinational Logic Design 2.Programmable Logic

MEMORY BHARAT SCHOOL OF BANKING- VELLORE

Memory Overview. Overview - Memory Types 2/17/16. Curtis Nelson Walla Walla University

Memories. Design of Digital Circuits 2017 Srdjan Capkun Onur Mutlu.

Summer 2003 Lecture 18 07/09/03

CS 265. Computer Architecture. Wei Lu, Ph.D., P.Eng.

ENGR 303 Introduction to Logic Design Lecture 7. Dr. Chuck Brown Engineering and Computer Information Science Folsom Lake College

ELCT 912: Advanced Embedded Systems

Picture of memory. Word FFFFFFFD FFFFFFFE FFFFFFFF

Lecture Objectives. Introduction to Computing Chapter 0. Topics. Numbering Systems 04/09/2017

CENG3420 Lecture 08: Memory Organization

Microcontroller Systems. ELET 3232 Topic 11: General Memory Interfacing

Sir Sadiq s computer notes for class IX. Chapter no 4. Storage Devices

8051 INTERFACING TO EXTERNAL MEMORY

ECEN 449 Microprocessor System Design. Memories

Sistemas Digitais I LESI - 2º ano

ECSE-2610 Computer Components & Operations (COCO)

CS 320 February 2, 2018 Ch 5 Memory

CENG4480 Lecture 09: Memory 1

Chapter 8 Memory Basics

HOMEWORK 7 CMPEN 411 Due: 3/22/ :30pm

Computer Organization and Assembly Language (CS-506)

COMP3221: Microprocessors and. and Embedded Systems. Overview. Lecture 23: Memory Systems (I)

ECE 485/585 Microprocessor System Design

Memory Basics. Course Outline. Introduction to Digital Logic. Copyright 2000 N. AYDIN. All rights reserved. 1. Introduction to Digital Logic.

Read-only memory Implementing logic with ROM Programmable logic devices Implementing logic with PLDs Static hazards

Hardware Design with VHDL PLDs I ECE 443. FPGAs can be configured at least once, many are reprogrammable.

machine cycle, the CPU: (a) Fetches an instruction, (b) Decodes the instruction, (c) Executes the instruction, and (d) Stores the result.

Address connections Data connections Selection connections

Design and Implementation of an AHB SRAM Memory Controller

Very Large Scale Integration (VLSI)

IT T35 Digital system desigm y - ii /s - iii

CMOS Logic Circuit Design Link( リンク ): センター教官講義ノートの下 CMOS 論理回路設計

Embedded Systems Design: A Unified Hardware/Software Introduction. Outline. Chapter 5 Memory. Introduction. Memory: basic concepts

Embedded Systems Design: A Unified Hardware/Software Introduction. Chapter 5 Memory. Outline. Introduction

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422)

UNIT:4 MEMORY ORGANIZATION

Chapter 5: Computer Systems Organization

Read and Write Cycles

Chapter 5: Computer Systems Organization. Invitation to Computer Science, C++ Version, Third Edition

Overview. Memory Classification Read-Only Memory (ROM) Random Access Memory (RAM) Functional Behavior of RAM. Implementing Static RAM

Module 5a: Introduction To Memory System (MAIN MEMORY)

DESIGN RAM MEMORIES BY USING FLIP-FLOP CIRCUITS

Introduction to Semiconductor Memory Dr. Lynn Fuller Webpage:

Instruction Register. Instruction Decoder. Control Unit (Combinational Circuit) Control Signals (These signals go to register) The bus and the ALU

Announcement. Computer Architecture (CSC-3501) Lecture 20 (08 April 2008) Chapter 6 Objectives. 6.1 Introduction. 6.

Lecture-14 (Memory Hierarchy) CS422-Spring

CHAPTER X MEMORY SYSTEMS

William Stallings Computer Organization and Architecture 8th Edition. Chapter 5 Internal Memory

CS24: INTRODUCTION TO COMPUTING SYSTEMS. Spring 2014 Lecture 14

Computer Organization. Chapter 12: Memory organization

CREATED BY M BILAL & Arslan Ahmad Shaad Visit:

Introduction read-only memory random access memory

Information Storage and Spintronics 10

COMPUTER ARCHITECTURE

SECTION-A

Contents. Memory System Overview Cache Memory. Internal Memory. Virtual Memory. Memory Hierarchy. Registers In CPU Internal or Main memory

Programmable Logic Devices Introduction CMPE 415. Programmable Logic Devices

Memory technology and optimizations ( 2.3) Main Memory

PROGRAMMABLE MODULES SPECIFICATION OF PROGRAMMABLE COMBINATIONAL AND SEQUENTIAL MODULES

Components of a personal computer

MEMORY. Computer memory refers to the hardware device that are used to store and access data or programs on a temporary or permanent basis.

System Unit. By: Khadeeja Farkash

Memory. Outline. ECEN454 Digital Integrated Circuit Design. Memory Arrays. SRAM Architecture DRAM. Serial Access Memories ROM

k -bit address bus n-bit data bus Control lines ( R W, MFC, etc.)

Model EXAM Question Bank

Basic Organization Memory Cell Operation. CSCI 4717 Computer Architecture. ROM Uses. Random Access Memory. Semiconductor Memory Types

Memory Pearson Education, Inc., Hoboken, NJ. All rights reserved.

INFS 214: Introduction to Computing

P-2 Digital Design & Applications

Database Management Systems, 2nd edition, Raghu Ramakrishnan, Johannes Gehrke, McGraw-Hill

CS 261 Fall Mike Lam, Professor. Memory

Read Only Memory ROM

COMPUTER SYSTEM. COMPUTER SYSTEM IB DP Computer science Standard Level ICS3U. COMPUTER SYSTEM IB DP Computer science Standard Level ICS3U

Large and Fast: Exploiting Memory Hierarchy

Computer Programming for Engineering

EE251: Thursday November 15

MODULE 12 APPLICATIONS OF MEMORY DEVICES:

EECS 3201: Digital Logic Design Lecture 7. Ihab Amer, PhD, SMIEEE, P.Eng.

CMPEN 411 VLSI Digital Circuits Spring Lecture 22: Memery, ROM

COMPSCI 210 S Computer Systems 1. 6 Sequential Logic Circuit

RTL Design (2) Memory Components (RAMs & ROMs)

Transcription:

Memory & Logic Array Lecture # 23 & 24 By : Ali Mustafa

Memory Memory unit is a device to which a binary information is transferred for storage. From which information is retrieved when needed.

Types of Memory There are two types of memories that are used in digital systems: Random-access memory(ram): Perform both the write and read operations. Read-only memory(rom): Perform only the read operation. The ROM is a programmable logic device. Other such units are Programmable Logic Array(PLA) Programmable Array Logic (PAL) Field-Programmable Gate Array(FPGA)

RAM Vs SAM 1. In RAM, the word locations may be thought of as being separated in space, with each word occupying one particular location. 2. In a RAM, the access time is always the same regardless of the particular location of the word. 1. In sequential-access memory, the information stored in some medium is not immediately accessible, but is available only certain intervals of time. A magnetic disk or tape unit is of this type. 2. In a SAM, the time it takes to access a word depends on the position of the word with respect to the reading head position; therefore, the access time is variable.

Logic Array A typical programmable logic device may have hundreds to millions of gates interconnected through hundreds to thousands of internal paths. In order to show the internal logic diagram in a concise form, it is necessary to employ a special gate symbology applicable to array logic.

RAM A memory unit stores binary information in groups of bits called words. 1 byte = 8 bits 1 word = 2 bytes The communication between a memory and its environment is achieved through data input and output lines, address selection lines, and control lines that specify the direction of transfer.

Content of a Memory Each word in memory is assigned an identification number, called an address, Starting from 0 up to 2 k -1, where k is the number of address lines. The number of words in a memory with one of the letters K=2 10, M=2 20, or G=2 30. 64K = 2 16,2M = 2 21,4G = 2 32

Write Operation Transferring a new word to be stored into memory: 1. Apply the binary address of the desired word to the address lines. 2. Apply the data bits that must be stored in memory to the data input lines. 3. Activate the write input.

Read operations Transferring a stored word out of memory: 1. Apply the binary address of the desired word to the address lines. 2. Activate the read input. Commercial memory sometimes provide the two control inputs for reading and writing in a somewhat different configuration.

Static RAM Types of RAM SRAM consists essentially of internal latches that store the binary information. The stored information remains valid as long as power is applied to the unit. SRAM is easier to use and has shorter read and write cycles. Low density, low capacity, high cost, high speed, high power consumption. Dynamic RAM DRAM stores the binary information in the form of electric charges on capacitors. The capacitors are provided inside the chip by MOS transistors. DRAM offers reduced power consumption and larger storage capacity in a single memory chip. High density, high capacity, low cost, low speed, low power consumption.

Volatile & Nonvolatile Memory Memory units that lose stored information when power is turned off are said to be volatile. Both static and dynamic, are of this category since the binary cells need external power to maintain the stored information. Nonvolatile memory, such as magnetic disk, ROM, retains its stored information after removal of power.

Memory Decoding The equivalent logic of a binary cell that stores one bit of information is shown below. Read/Write = 0, select = 1, input data to S-R latch Read/Write = 1, select = 1, output data from S-R latch SR latch with NOR gates Ref. Figure 5-3

4x4 RAM There is a need for decoding circuits to select the memory word specified by the input address. During the read operation, the four bits of the selected word go through OR gates to the output terminals. During the write operation, the data available in the input lines are transferred into the four binary cells of the selected word.

4x4 RAM