Lab 2: Functional Simulation Using. Affirma Analog Simulator

Similar documents
CPE/EE 427, CPE 527, VLSI Design I: Tutorial #2, Schematic Capture, DC Analysis, Transient Analysis (Inverter, NAND2)

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group.

Cadence Schematic Tutorial. EEE5320/EEE4306 Fall 2015 University of Florida ECE

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Andrew Mason and the AMSaC lab group.

DC Circuit Simulation

Revision Notes: July2004 Generate tutorial for single transistor analysis. Based on existing schematic entry tutorial developed for ECE410

Figure 1: ADE Test Editor

Cadence Tutorial C: Simulating DC and Timing Characteristics 1

S Exercise 1C Testing the Ring Oscillator

Cadence Analog Circuit Tutorial

Simulation with Verilog-XL

Using Cadence Virtuoso, a UNIX based OrCAD PSpice like program, Remotely on a Windows Machine

CADENCE SETUP. ECE4430-Analog IC Design

Select the technology library: NCSU_TechLib_ami06, then press OK.

Laboratory 3. EE 342 (VLSI Circuit Design) - Using Spectre netlist and Calculator for simulation

CS755 CAD TOOL TUTORIAL

Using PSpice to Simulate Transmission Lines K. A. Connor Summer 2000 Fields and Waves I

EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits

CS/EE 5720/6720 Analog IC Design Tutorial for Schematic Design and Analysis using Spectre

EE 330 Spring Laboratory 2: Basic Boolean Circuits

PSpice with Orcad 10

Lab 1: Cadence Custom IC design tools- Setup, Schematic capture and simulation

Getting started. Starting Capture. To start Capture. This chapter describes how to start OrCAD Capture.

LTSPICE MANUAL. For Teaching Module EE4415 ZHENG HAUN QUN. December 2016

The original document link is

Introduction to laboratory exercises in Digital IC Design.

EE4111 Advanced Analog Electronics Design. Spring 2009 Experiment #4 April 6 ~ April 17

The following is a procedure for extracting a layout, doing a layout vs. schematic check, and then simulating the extracted layout with Cadence.

Cadence Tutorial. Introduction to Cadence 0.18um, Implementation and Simulation of an inverter. A. Moradi, A. Miled et M. Sawan

TUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION

Cadence Tutorial: Schematic Entry and Circuit Simulation of a CMOS Inverter

Cadence Virtuoso Simulation of a pixel

SOUTHERN POLYTECHNIC S. U.

Virtuoso Schematic Composer

DOWNLOAD PDF CADENCE WAVEFORM CALCULATOR USER GUIDE

1. Working with PSpice:

Setting up an initial ".tcshrc" file

Click on the SwCAD III shortcut created by the software installation.

EE 210 Lab Assignment #2: Intro to PSPICE

Analog IC Simulation. Mentor Graphics 2006

EECE 285 VLSI Design. Cadence Tutorial EECE 285 VLSI. By: Kevin Dick Co-author: Jeff Kauppila Co-author: Dr. Arthur Witulski

How to Start with Cadence ECE721 Project. Instructor: Prof. Steve Bibyk Prepared by: Golsa Ghiaasi Hafezi Spring 2005 Ohio State University

AMS 0.18 µm PDK Setup and Cadence Tutorial Contributors

How To Plot Transconductance and Even More. By Ruida Yun

ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS)

FACULTY OF ENGINEERING MULTIMEDIA UNIVERSITY LAB SHEET DIGITAL INTEGRATED CIRCUIT

EE 471: Transport Phenomena in Solid State Devices

CMOS Design Lab Manual

Lab 1: An Introduction to Cadence

Cadence IC Design Manual

Using KiCad with AimSpice Doc 0.2 CETA - Univ. Hartford, Connecticut, USA

EE 330 Fall 2017 Lab 1: Cadence Custom IC design tools - Setup, Schematic capture and simulation

EE 330 Spring 2018 Lab 1: Cadence Custom IC design tools Setup, Schematic capture and simulation

Microelectronica. Full-Custom Design with Cadence Tutorial

GETTING STARTED WITH ADS

EXPERIMENT 1 INTRODUCTION TO MEMS Pro v5.1: DESIGNING a PIEZO- RESISTIVE PRESSURE SENSOR

Tutorial on getting started in Cadence. Advanced Analog Circuits Spring 2015 Instructor: Prof. Harish Krishnaswamy TA: Jahnavi Sharma

Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial

EE115C Digital Electronic Circuits. Tutorial 2: Hierarchical Schematic and Simulation

Experiment 0: Introduction to Cadence

PSpice Tutorial. Physics 160 Spring 2006

Amplifier Simulation Tutorial. Design Kit: Cadence 0.18μm CMOS PDK (gpdk180) (Cadence Version 6.1.5)

Experiment 1 Electrical Circuits Simulation using Multisim Electronics Workbench: An Introduction

1. INTRODUCTION. PSpice with OrCAD Capture (release 16.6 edition)

Introduction to FCE1

EEC 118 Spring 2011 Lab #5 Manchester Carry-Chain Adder

ECE 331: Electronics Principles I Fall 2014

VLSI Lab Tutorial 1. Cadence Virtuoso Schematic Composer Introduction

Simulation examples Chapter overview

Lesson 2: DC Bias Point Analysis

How to Get Started. Figure 3

TUTORIAL 1. V1.1 Update on Sept 17, 2003 ECE 755. Part 1: Design Architect IC

SPICE tutorial Using NGSpice and Cppsim

Virtuoso Layout Editor

EET2141 Project 2: Binary Adder Using Xilinx 7.1i Due Friday April 25

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

Creating Verilog Tutorial Netlist Release Date: 01/13/2005(Version 2)

EE 330 Laboratory 3 Layout, DRC, and LVS

There are three windows that are opened. The screen that you will probably spend the most time in is the SCHEMATIC page.

Lab 2. Standard Cell layout.

EE 330 Laboratory 3 Layout, DRC, and LVS Fall 2015

Lab 1: Analysis of DC and AC circuits using PSPICE

Mentor Graphics VLSI CAD Tutorials

Introduction to PSpice

Tutorial 3: Using the Waveform Viewer Introduces the basics of using the waveform viewer. Read Tutorial SIMPLIS Tutorials SIMPLIS provide a range of t

More information can be found in the Cadence manuals Virtuoso Layout Editor User Guide and Cadence Hierarchy Editor User Guide.

Lund University. Department of Electroscience. CADENCE Condensed. Stefan Molund. September 2001

Cadence Tutorial 2: Layout, DRC/LVS and Circuit Simulation with Extracted Parasitics

Parameter Sweep. Description. Setup. Parameters. Modified by on 13-Sep-2017

APPENDIX-A INTRODUCTION TO OrCAD PSPICE

Orcad Tutorial: Oscillator design and Simulation Schematic Design and Simulation in Orcad Capture CIS Full Version

Lab 4 LVS and Post layout Simulation

Getting Started with Orcad Lite, Release 9.2

ECE471/571 Energy Efficient VLSI Design Project 2 Cadence Setup and Creation of an Inverter Due Date 11:30 am on Friday, February 2 nd, 2018

Start ADS and Create an Empty Project

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science. EECS 150 Spring 2000

Copyright 2008 Linear Technology. All rights reserved. Getting Started

Professor Muller Fall 2016 Sameet Ramakrishnan Eric Chang Adapted from prior EE140 and EE141 labs. EE 140/240A Lab 0 Full IC Design Flow

Manual for Wavenology EM Graphic Circuit Editor. Wave Computation Technologies, Inc. Jan., 2013

INTRODUCTION TO MENTOR GRAPHICS DESIGN TOOLS

Transcription:

Lab 2: Functional Simulation Using Affirma Analog Simulator This Lab will go over: 1. Creating a test bench 2. Simulation in Spectre Spice using the Analog Design environment 1. Creating a test bench: Now that you have created a schematic and symbolic view of your nand2 it is time to create a test bench. This will be a virtual test bench, but it will have to have a power supply, input vectors, and a ground (plus the nand2) to test its transient response. To create the nand2 test bench: In the library manager, execute (LM)File>New>Cell View. A pop-up like Figure 1 should appear. Fill it out exactly like Figure 1 and click on OK. The schematic editor will appear. Figure 1: Creating the nand2 test bench. 1

In the schematic editor press i, and go to component browser, by clicking on the browse button, select library AMI06, and select your nand2 as in Figure 2. Stamp it down as shown in Figure 6. While still in the add instance mode add the gnd and vdd global symbols and stamp them down as in Figure 6. Add the power supply vdc, and two input signal source vpulse (in NCSU_Analog_Parts) according to Figure 6. Figure 2: Adding the nand2 symbol to the test bench Add the load resistor according to Figure 3. Make sure its value is 10G (gigaohm). Stamp it down as in Figure 6. 2

Figure 3: Adding a load resistor Select the vdc source, execute (VLE)Edit>Properties> Objects. Change its DC Voltage to 5V. Select the vpulse source for input signal A., execute (VLE)Edit>Properties> Objects. Fillup the pop-up as in Figure 4. 3

Figure 4: Adding a test vector for input A 4

Select the vpulse source for input signal B, execute (VLE)Edit>Properties> Objects. Fillup the pop-up as in Figure 5. Figure 5: Adding a test vector for input B 5

Figure 6: The completed test bench To check for errors, execute (LM) File>Check and Save. If errors occur you must go back and correct them before proceeding to simulation. You are now ready to simulate your nand2!, if there are no error. 2. Simulation Now that you have created a schematic and symbolic view of your nand2 and created a test bench to test your nand2, it is ready to run simulation. To simulate your circuit, Execute (CIW)Tools>ADEL>Simulation. A pop-up like Figure 7 should appear. You will need to customize your environment the first time you run Affirma, execute (Affirma)Setup>Design. A pop up appears and select the library, cell, and view name as shown in Figure 7. To view the schematic execute (Affirma)Session>Schematic Window. 6

Figure 7: Analog Design Environment (ADEL) You will be using the Spectre simulator, which is a spice like simulator, using BSIM3 model decks, but the underlying algorithms are different. These algorithms are transparent to the user. To select the model to be simulated, execute (ADEL) Setup>Design/nand2_TB. After that you need to select the model libraries. We need three libraries for the nand2 module i.e ami06p.m, ami06n.m and definitions.scs. These are located at location /opt/cds/class/local/public. Select all the three libraries execute (ADEL) Setup> Model Libraries. Figure 8: Setting up the Model Libraries. 7

Now select the environment. By default it should look like figure 8.1 Figure 8.1: Selecting Environment. After selecting the type of environment, now select the type of analyses. (ADEL) Analyses-> Chose. A pop up window will appear as shown below in figure 9. Select the response as trans. And the stop time is 60 ns. 8

Figure 9: Setting up the analysis Now you need to choose which vectors you wish to plot out, by executing (ADEL)Outputs>To Be Plotted>Select On Schematic. Go back to your nand2 test bench schematic and click on the wires going into your nand2 and the wire between the output of your nand2 and the load resistor. The lines should change color as you select them. If you click on a pin it will probe the current and the terminal of the device you clicked will have circles drown around them. Press the ESC key to get out of selection mode. Your ADEL pop-up should look like Figure 10, but the net names might be different. 9

Figure 10: Selecting which vectors to plot. To simulate, execute (ADEL)Simulation>Run or by clicking on the green light icon. The CIW and the Affirma pop-up will show you the process it goes through to simulate your circuit. If all went well, a plot like Figure 11 should appear. The original plot is a combination of all the waveforms on the same axes. To obtain the plot in Figure 11, we execute (Affirma)Waveform Window)Axes>To Strip. 10

Figure 11: The simulation results of nand2 11

Figure 14: Measuring propagation delay. To measure the low to high propagation delay go to waveform window and execute (WW)Markers>Cross Hair A and place it at the 2.5 volt position on the input signal (/net3) according to Figure 14. Repeat the same process for (WW)Cross Hair Marker B and place it at the 2.5 volt position on the output signal (/net10) according to Figure 14. You should get about 0.125ns delay = the time difference between two markers. If the simulations worked, go back to the CIW and execute (CIW)Options>Save Defaults and click OK on the pop-up. This will save your simulator environment, but not your plot settings. 12