MIL-STD-1553 INTERFACES TO TELEMETRY SYSTEMS

Similar documents
AS 15531/MIL-STD- 1553B Digital Time Division Command/Response Multiplex Data Bus

PIONEER RESEARCH & DEVELOPMENT GROUP

CHAPTER 8. Digital Data Bus Acquisition Formatting Standard

PCM 770 SYSTEM. for Signal Conditioning, Data Acquisition and PCM Encoding. Lancaster

TELEMETRY SYSTEMS OF THE FUTURE

Decommutation of Mil-Std 1553B Data from EA6B or IRIG Telemetry Formats

Data Acquisition in High Speed Ethernet & Fibre Channel Avionics Systems

IRIG-106 PCM IMPLEMENTATION UTILIZING CONSULTATIVE COMMITTEE FOR SPACE DATA SYSTEMS (CCSDS)

The BCT Test Bus Card

Telemetry Standard RCC Document , Chapter 4, September 2007 CHAPTER 4 PULSE CODE MODULATION STANDARDS TABLE OF CONTENTS LIST OF FIGURES

CHAPTER 4 PULSE CODE MODULATION STANDARDS TABLE OF CONTENTS

A Smart Network Sensor System for Distributed, Synchronous Data Acquisition

AIR FORCE FLIGHT TEST INSTRUMENTATION SYSTEM

DESIGN AND IMPLEMENTATION OF AN AVIONICS FULL DUPLEX ETHERNET (A664) DATA ACQUISITION SYSTEM

Encoders & Data Acquisition Systems

Design of a Gigabit Distributed Data Multiplexer and Recorder System

Developing and Testing Networked Avionics Systems and Devices By Troy Troshynski, Avionics Interface Technologies

Digital Fundamentals

aa^^^v: ^rtjcvv^^ -»..»-.-^.»* -» IT) C3 John E ' Leib ^^^^^^^^^^^^^^^^^^^^^^ ^^^^^^^_^^^^^^^"^^^^^^^^^r^ ^^?^^r«^t^*^t^^,^^^"!'^t^t"^tt»^^^^v^!^^!

INTRODUCTION DATA COMMUNICATION TELECOMMUNICATIONS SYSTEM COMPONENTS 1/28/2015. Satish Chandra satish0402.weebly.com

Development of Monitoring Unit for Data Acquisition from Avionic Bus 1 Anjana, 2 Dr. N. Satyanarayan, 3 M.Vedachary

Multi-protocol monitoring using oscilloscopes

AN INTEGRATED SOLUTION FOR FLIGHT TEST DATA HANDLING

Communication in Avionics

Digital Fundamentals

CT2553 / CT2554 / CT2555 / CT2556 Advanced Integrated MUX (AIM) Hybrid for MIL-STD-1553

CS 4453 Computer Networks Winter

Lunar Reconnaissance Orbiter (LRO)

Trends in Telemetry Systems

Application Note AN-005. Connecting the 1553 Bus

Serial Communication. Spring, 2018 Prof. Jungkeun Park

Modems, DSL, and Multiplexing. CS158a Chris Pollett Feb 19, 2007.

Parallel and Serial Bus Analysis Instructor s Guide

High-Speed Distributed Digital Instrumentation System

Data Link Layer (part 2)

IFC 100 Supplementary instructions

Chapter 8. Input Output Organization

1553 PCMCIA CARD User's Manual

S5p INTENTIONALLY BLANK

HI-6120 Parallel Bus Interface and HI-6121 Serial Peripheral Interface (SPI) MIL-STD-1553 Remote Terminal ICs

Growing Together Globally Serial Communication Design In Embedded System

Webinar Organizers. Ryan Shea. Bruce McDuffee. Joe Ryan. Webinar Moderator. Applications Specialist. Product Manager. Precision Digital Corporation

PROXIMITY-1 SPACE LINK PROTOCOL CODING AND SYNCHRONIZATION SUBLAYER

An Implementation of Chapter 7 Packet Telemetry System

Special Memory (SM) Bits

Chapter 3. Top Level View of Computer Function and Interconnection. Yonsei University

1. Draw general diagram of computer showing different logical components (3)

1. Define Peripherals. Explain I/O Bus and Interface Modules. Peripherals: Input-output device attached to the computer are also called peripherals.

3.0 BUS CONTROLLER ARCHITECTURE

CPCI-16HSDI. 16-Bit, Six-Channel Sigma-Delta Analog Input Board. With 1.1 MSPS Sample Rate per Channel, and Two Independent Clocks.

The data transmission mode describes the direction of data flow. It is either simplex, half duplex or full duplex.

SpaceWire ECSS-E50-12A International SpaceWire Seminar (ISWS 2003)

ii) Do the following conversions: output is. (a) (101.10) 10 = (?) 2 i) Define X-NOR gate. (b) (10101) 2 = (?) Gray (2) /030832/31034

SAE AS5643 and IEEE1394 Deliver Flexible Deterministic Solution for Aerospace and Defense Applications

Acu-Trac Ultrasonic Level Sensors

AN ONBOARD PROCESSOR FOR FLIGHT TEST DATA ACQUISITION SYSTEMS

DatraxRF Spread Spectrum Wireless Modem

MAMBA TM : HI V MIL-STD-1553 / MIL-STD-1760 Compact Remote Terminal with SPI Host Interface GENERAL DESCRIPTION PIN CONFIGURATION (TOP)

COS 140: Foundations of Computer Science

Chapter 7 : Input-Output Organization

THE ARCHITECTURE OF AIRCRAFT INSTRUMENTATION NETWORKS

Computer Hardware Requirements for Real-Time Applications

AL2-MBU Advanced Manual

COMPUTER NETWORKS UNIT I. 1. What are the three criteria necessary for an effective and efficient networks?

Bulk Creation of Data Acquisition Parameters

.200 Ht 60 lead, flat-pack, W x 1.59 L x.147 Ht OPERATIONAL ENVIRONMENT Temperature Range: -55 C to +125 C

1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7.

P L R. Flight Test Data. Recording and Processing. System. March 2000

MULTIPLEXER / DEMULTIPLEXER IMPLEMENTATION USING A CCSDS FORMAT

TIME SYNCHRONIZATION OVER AN AIRCRAFT NETWORK USING PRECISION TIME PROTOCOL

AN OPEN ARCHITECTURE FOR MULTIPLEXING AND PROCESSING TELEMETRY DATA

Adding New Instrumentation to Aircraft Platforms

Typical modules include interfaces to ARINC-429, ARINC-561, ARINC-629 and RS-422. Each module supports up to 8 Rx or 8Tx channels.

Interconnecting Components

Implimentation of SpaceWire Standard in SpaceWire CODEC using VHDL

Telecommunications II TEL 202 Spring, 2004

PM290 POWERMETER. Communication Protocols ASCII & Modbus Reference Guide

COS 140: Foundations of Computer Science

DaqBoard/1000. Series 16-Bit, 200-kHz PCI Data Acquisition Boards

Microcomputers. Outline. Number Systems and Digital Logic Review

THT-500-A/R (C5) 1. System Configuration COMMUNICATION INSTRUCTION MANUAL. No. THT5CE

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI UNIT IV I/O INTERFACING PART A (2 Marks)

These three counters can be programmed for either binary or BCD count.

Inputs BUS "1" Figure 1 BLOCK DIAGRAM (WITH TRANSFORMERS)

CHAPTER TWO LITERATURE REVIEW

Interfacing a Hyper Terminal to the Flight 86 Kit

The Concept of Sample Rate. Digitized amplitude and time

BINARY SYSTEM. Binary system is used in digital systems because it is:

Input-Output Organization

UNIT-V COMMUNICATION INTERFACE

Commercial Standard Digital Bus

Draft Proposal for VLBI Standard Interface (VSI) Specification

VMIVME Scanning 14-bit Analog-to-Digital Converter Board with Programmable Gain Memory

UNIT 2-Data Communication Concept

NHI PCI/S IDEA Card USER S MANUAL

Hardware Design of a Flight Control Computer System based on Multi-core Digital Signal Processor and Field Programmable Gate Array

Chapter 8 OSI Physical Layer

e-pg Pathshala Subject : Computer Science Paper: Embedded System Module: Serial Port Communication Module No: CS/ES/11 Quadrant 1 e-text

1553 PC104 CARD User's Manual

or between microcontrollers)

Transcription:

MIL-STD-1553 INTERFACES TO TELEMETRY SYSTEMS Ray Nicolais Product Manager Digital Data Systems AYDIN VECTOR Division Newtown, Pennsylvania Donald H. Ellis System Engineer AEROSYSTEMS ASSOCIATES Huntsville, Alabama ABSTRACT With the advent of digital technology in aircraft systems, the need for advancements in digital data acquisition systems for flight testing became apparent. A thorough review of aircraft systems integration employing the MIL-STD-1553 multiplex data bus revealed the need for flight test systems that incorporate the advanced digital techniques and provide an interface to the data bus. This paper provides an overview of the MIL-STD-1553 requirements including word structure and protocol, with special emphasis on the requirements for synchronization and time tagging of the data acquired from the bus. The data bus is a serial digital transmission system for interchange of control signals, status and data between equipment internal to the aircraft (or other vehicle). The basic multiplexing technique is Time Division Multiplexing (TDM) with the information coded in 20-bit (16-bit data) words. The transmitted waveform is biphase operating at a bit rate of 1.0 megabit per second. Transmissions are bi-directional on a twisted pair shielded cable. The requirements for a bus monitor unit which interfaces with the data bus for acquisition and processing of information are described. The design for a Programmable Bus Monitor (PBM) is detailed. The PBM provides a highly flexible and effective interface between the MIL-STD-1553 data bus and an advanced digital flight test system. INTRODUCTION Over the last decade, the use of digital techniques in aircraft equipment has greatly increased, as have the number of avionics susystems and the volume of data processed by them. Analog point-to-point wire bundles soon proved to be an inefficient and cumbersome means of interconnecting the sensors, computers, actuators, indicators and other equipments onboard the modern military vehicle. To remedy this deficiency, a serial

digital multiplex data bus was developed. MIL-STD-1553 describes this bus. The 1553 multiplex data bus provides integrated, centralized system control, and a standard interface for all equipment connected to the bus. Also, the bus provides a point at which all bus traffic (information) is available for access by the instrumentation system. Figure 1 shows a simplified arrangement which could be used to interface the flight test system to a vehicle operational system that employs a data bus. The aircraft system could be avionics, communications, stores management, flight controls or other onboard operational system having internal information required for flight test system acquisition and processing. A special interface unit, the bus monitor, is required to access the bus information. AYDIN VECTOR s PBM-1553 was designed for this purpose. A brochure, MIL-STD-1553 Theory and Applications, was published to provide Program Managers and Flight Test Systems Engineers with information regarding bus protocol and design, and to serve as an introduction to the VECTOR PBM-1553 Data Bus Monitor. This brochure was prepared by the technical staff of AYDIN, VECTOR Division, in collaboration with Mr. Donald H. Ellis, President of AeroSystems Associates and noted contributor to the MIL-STD-1553 standardization effort. AYDIN, Vector Division, designs and manufactures data acquisition systems and telecommunications equipment. OVERVIEW: THE MIL-STD-1553 DATA BUS The MIL-STD-1553 multiplex data bus standard defines a high speed digital transmission system for interchange of control signal status and data between equipment internal to the vehicle. By title, the standard is specified to apply to aircraft but has found wide application in other vehicles such as missiles, ships and tanks. Figure 2 shows the multiplex system architecture and information flow. The transmission method employed borrows from Pulse Code Modulation (PCM) telemetry techniques that have been in use for many years. The basic multiplexing technique is Time Dimension Multiplexing (TDM) with the information coded into 20-bit words (16-bits data). The transmitted waveform is Manchester II (biphase) operating at a bit rate of one megabit per second. The transmission medium is twisted pair shielded cable. Transformer coupling is used to maintain a balanced transmission line exhibiting high rejection rates for induced common mode noise. The communications link is half duplex which means that signals are transmitted in both directions on the line but not simultaneously. The system design is a conservative approach to the communications protocol. A command-response protocol was selected to provide positive system control by a single master Bus Controller over up to 31 Remote Terminals. As indicated in Figure 2, the RTs

accept data from the BC, or transmit data to the BC and respond with status. A terminal called a monitor is provided for accessing data bus information for off line use. A single twisted-pair line may be used, but most military systems applications require an additional bus for redundancy. Additional redundancy can be added for systems such as flight controls where safety of flight is critical. The redundancy implementation requires a significant increase in interface hardware. WORD FORMATS Three word types are defined in MIL-STD-1553: command word, data word, and status word. Figure 3 shows the word formats in relationship to the 1 MHz clock and bit times. There are twenty 1.0 microsecond bit times allocated for each word. All words consist of 3 bit times synchronization pattern (bits 1-3), a 16-bit time field which is specified for each word type (bits 4-19), and 1 bit time for a parity check bit (bit 20). The sync pattern consists of an invalid Manchester II (biphase) wave form with 1½ bit times of the opposite polarity. This allows the signal receiver to positively determine the beginning of a word since this unique pattern cannot normally appear in the data. The parity bit is used to detect errors in the 16-bit field. An odd number of bit errors can be detected since the parity bit is fixed so that an odd count of ones is transmitted including those in the 16-bit field and the parity bit. The command word contains the 3-bit sync pattern, 5-bit RT address field, T/R bit, 5-bit subaddress/mode field and parity bit. The positive to negative phase sync pattern distinguishes the command word from the data word to provide additional word identification. Note that the status word has the same polarity sync pattern as the command word. This fact complicates the identification of word patterns for the bus monitor. The command word RT address field provides a unique address code for up to 31 RTs. Decimal address 31 (all ones ) is set aside for an optional mode of operation called broadcast. The broadcast and other modes of operation will be discussed in the next section on message formats. The transmit/receive (T/R) bit is used to instruct the RT to transmit or receive data. The 5-bit subaddress/mode field is used to specify the location in memory or other subsystem element where data is to be taken from or placed into. Two codes (all ones or all zeroes ) placed in this field imply that the next 5-bit field contains a special mode code rather than the data word count of the message. The mode codes specified in the standard are optional and may or may not be implemented in particular hardware. The data word consists of the word sync, 16-bit data field, and a parity bit. The data field will contain coded information related to the parameters or commands being transmitted. The data may be binary coded values or discretes. The only requirement for the binary coded values is that the most significant bit (MSB) be transmitted first with the less

significant bits following in descending order of value in the data word. The last bit transmitted is the Least Significant Bit (LSB). The status word is transmitted by the RT. The status word is transmitted by the RT. The status word consists of the 3-bit word sync pattern (same as command word), 5-bit address of the responding RT, and an 11-bit status field. Eight bits of the status field are assigned with 3 bits reserved. The status bits are used to notify the BC of the operational conditions of the RT and subsystem. A detailed description of the status bits is included in MIL-STD-1553B. MESSAGE FORMATS Three basic types of information transfers are defined by MIL-STD-1553: BC to RT transfers, RT to BC transfers, and RT to RT transfers. These transfers are related to the data flow and are referred to as messages. The basic formats are shown in Figure 4. The normal command/response operation involves the transmission of a command from the BC to a selected (address) RT. The RT either accepts data or transmits data depending on the type (receive/ transmit) of command issued by the BC. A status word is transmitted by the RT in response to the BC command if the transmission is received without error and is not illegal. As indicated by Note 1, for the optional broadcast mode of operation, the status response is suppressed. Broadcast operation is not applicable to transmit commands. The broadcast mode of operation is not allowed for Air Force Avionics applications in accordance with Notice 1 to MIL-STD-1553, dated 12 February 1980. The optional mode command messages shown in Figure 5 are used in some applications to provide for positive control of the multiplex data bus system by the BC. The standard defines fifteen mode codes that are specified for certain functions and are not to be used for any other purpose. The implementation of the mode commands is made optional by the standard. The Air Force has restricted the application of mode commands in aircraft avionics systems to certain ones as defined in Notice 1 to MIL-STD-1553B. For the flight-test instrumentation system interface, the major concern is the acquisition and formatting of selected data from the bus. It is important to know the message types which can appear and how they are formatted in the system. This will facilitate the selection and acquisition of the proper messages and associated data. Detailed mode code definitions can be found in MIL-STD-1553B.

TYPICAL AIRCRAFT SYSTEM APPLICATION MIL-STD-1553 has been successfully used on F-16, F-18, AH-64 and B-52 OAS aircraft programs. The data bus is also being applied to advanced missile systems and electronic pods carried on aircraft, and is being considered for shipboard and submarine weapon systems. A typical aircraft system implementation is shown in Figure 6. The Avionics System Bus and the Stores Management System Bus are both MIL-STD-1553 data buses. Each bus is dual redundant (two buses) and requires a Programmable Bus Monitor (PBM) to interface with the flight test system. The flight test system is a distributed system employing a control/data bus similar to but not necessarily the same as the 1553 bus. The Programmable Bus Monitor provides a flexible unit for selection of bus messages and words of interest for entry into the flight test system. CONSIDERATIONS FOR PROCESSING MIL-STD-1553 DATA Processing requirements for 1553 data must be considered when establishing the format for the acquired data in the airborne system. The information from the data bus is not necessarily cyclic and regular as is usually the case in flight test data systems. This is because the typical aircraft systems employing the 1553 bus may be required to adapt the sampling (transmission) rates for some of the data which is dependent on the flight regimes or mode of weapon system operation. The control of the data bus traffic resides in the mission computer/bus controller software and may be modified as a function of operational conditions and equipment failures. This leads to the requirement for time tagging selected data samples and providing status conditions along with the data. The time tag allows for the identification of data samples with respect to a known time base; thus easing the data processing task. Status information is provided to identify the condition of the data with respect to staleness, overflow condition, identification of the bus from which the data was received and error condition of the data. The design of the PBM-1553 provides positive assurance that the multiple data words received from a message are taken from the same message transaction. The design of the unit also provides assurance that the flight test system sampling of the stored data will not interfere with the storage of new data. This is necessary due to asynchronous nature of the data bus and flight test system operation. Since a test system s capacity is typically limited by the available data link band width, i.e., the transmitter and/or tape recorder, great care must be taken in allocating data sampling rates to your measurements list. After allocations for discrete and digitized analog data, usually little bandwidth space is left for bus data. For this reason, the bus

monitor must be programmable to select ONLY those bus words of interest in the test application. The selected words are stored in the Buffer memory and made available for sampling the test system. All other data is discarded by the bus monitor. THE PBM-1553 PROGRAMMABLE BUS MONITOR The Programmable Data Bus Monitor, PBM-1553, is a versatile airborne unit that provides access to selected information from a MIL-STD-1553 data bus for input to the onboard flight test system. The PBM-1553 will interface with a dual redundant 1553 bus and operate as a monitor for data acquisitions without interference to the vehicle data bus operation. The unit is compatible with MIL-STD-1553A, MIL-STD-1553B and the 1553 systems implemented in the F-16, F/A-18, B-52 OAS, AV-8B, A-10 and other, modern military aircraft. Some significant features of the PBM-1553 are: OPERATION: The Unit will only receive and will not interfere with the vehicle data bus operations. INTERFACE: Dual redundant inputs, strappable for either direct or transformer coupling in accordance with MIL-STD-1553B. PROGRAMMABLE: The unit can be programmed by use of the EPROM to acquire selected 1553 messages and selected words from the messages. Strap options for connections are also provided. TIME TAGS: The selected 1553 data can be tagged with time information for use in data processing. DATA INTEGRITY: The integrity of the received data is assured with status provided to the user. STAND ALONE PACKAGE: A small (7x6x5 inch) rugged package is self-contained; requiring only connections to the data bus, power source and the flight test system. OPTIONAL HYBRID VERSION: A hybrid version is available for use where space and weight limitations are critical. The simplified functional block diagram of the PBM-1553 unit is shown in Figure 7. The bus receivers (2) are required to provide the coupling and signal conditioning for interface to the data bus. The word decoders accept the conditioned bus signals and perform error checking, identification and validation of the command data and status words. Two decoders are required to provide redundant operation which allows bus switchover under

control of the bus controller as specified in 1553B. The message processor and EPROM perform the message identification and tracking, message selection, interface to time tag generator and interface-to-buffer memory. The time generator/control logic provides an internal 16-bit time counter with programmable rates. A 32-bit parallel time input port is provided if an external time code is desired. The data bus word buffer memory can store up to 240 unique messages of up to 4 words each allowing a total of 960 words to be selected and stored. The number of messages may be decreased to allow more words per message within the 960 word limit. The buffer memory is expandable if more storage is required. Programming is accomplished in two tiers of programmable memory. The first tier identifies the messages of interest via the RT address, T/R bit, and subaddress of the command word which initializes that message. The second tier provides the word lists (up to 240) for selecting the words desired from each message. The PBM 1553 is compatible with most state-of-the-art test systems. Output is via a single parallel port, 8 or more bits in length. An internal Pre-formatter utilizing an EPROM stored sequence simplified interfacing to three timing signals: - Data Request - Word Rate Clock - Major Frame Clock For test systems which can provide remote address outputs, (8 address bits plus one strobe minimum), the PBM 1553 is available without the Pre-formatter to allow direct remote addressing from the test system s central formatter. VECTOR PDS-700 systems utilize this configuration to support remote signal conditioning/multiplexing.

FIGURE 1 - PART OF THE FLIGHT TEST INSTRUMENTATION SYSTEM, THE MONITOR, OR INTERFACE UNIT, IS NEEDED TO ACQUIRE AND FORMAT INFORMATION FROM OTHER VEHICLE OPERATIONAL SYSTEMS.

FIGURE 2 - THE BUS CONTROLLER (BC) INITIATES COMMUNICATIONS TRANSACTIONS (MESSAGES) BY ISSUING COMMANDS TO SELECTED RT S. THE RT S ACCEPT DATA OR TRANSMIT DATA AND RESPOND WITH STATUS. THE BUS MONITOR ACCEPTS SELECTED COMMANDS, DATA AND STATUS FOR OFF-LINE USE AND DOES NOT NORMALLY RESPOND TO THE BC. A SINGLE TWISTED-PAIR TRANSMISSION LINE CAN BE USED, BUT MOST MILITARY SYSTEMS REQUIRE AN ADDITIONAL BUS FOR REDUNDANCY. ADDITIONAL REDUNDANT BUSES (DOTTED LINES) MAY BE ADDED FOR FLIGHT-CRITICAL SYSTEMS.

FIGURE 3 - ALL WORDS CONSIST OF 20 BITS WITH THE FIRST 3 BITS ASSIGNED FOR WORD SYNC AND THE LAST BIT IS DESIGNATED PARITY. THE THREE WORD TYPES ARE SHOWN.

FIGURE 4 - THE BASIC INFORMATION TRANSFER FORMATS DEFINED BY MIL-STD-1553. FIGURE 5 - MODE COMMAND INFORMATION TRANSFER FORMATS.

FIGURE 6 - A TYPICAL AIRCRAFT SYSTEM APPLICATION SHOWING CONNECTION OF FLIGHT TEST SYSTEM TO THE BUSES.

FIGURE 7 - SIMPLIFIED BLOCK DIAGRAM OF THE VECTOR PBM-1553 PROGRAMMABLE BUS MONITOR... DESIGNED TO PROVIDE FLEXIBLE ACCESS TO DATA BUS INFORMATION FOR THE FLIGHT TEST SYSTEM.