Nine-Output 3.3 V Buffer

Similar documents
THIS SPEC IS OBSOLETE

CE CY8CKIT-042-BLE F-RAM Data Logger

16-Mbit (512 K words 32 bits) Static RAM with Error-Correcting Code (ECC)

Digital Logic Gates. Features. General Description. Input/Output Connections. When to Use a Logic Gate. Input 1. Input 2. Inputs 3-8 * 1.

For More Information Please contact your local sales office for additional information about Cypress products and solutions.

The AMuxSeq is capable of having between 2 and 32 analog inputs. The paired inputs are present when the MuxType parameter is set to "Differential.

This input determines the next value of the output. The output does not change until the next rising edge of the clock.

PSoC Creator Quick Start Guide

Digital Multiplexer and Demultiplexer. Features. General Description. Input/Output Connections. When to Use a Multiplexer. Multiplexer 1.

W H I T E P A P E R. Timing Uncertainty in High Performance Clock Distribution. Introduction

Use the Status Register when the firmware needs to query the state of internal digital signals.

CE95314 PSoC 3, PSoC 4, and PSoC 5LP EZI2C

16-Mbit (1M words 16 bit) Static RAM

This section describes the various input and output connections for the SysInt Component.

F²MC-8FX Family MB95200H/210H Series Capacitance Touch Sensor

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show.

AN F²MC-16FX Family, I2C. Contents. 1 Introduction. This application note describes how to communicate via I2C with a Serial EEPROM.

Setting Oscillation Stabilization Wait Time of the main clock (CLKMO) and sub clock (CLKSO)

4-Mbit (256K words 16 bit) Static RAM

Use a DieTemp component when you want to measure the die temperature of a device.

Base Timer Channel (BT) Features. General Description. When to Use a PDL_BT Component 1.0

Use the Status Register when the firmware needs to query the state of internal digital signals.

8-Mbit (512K words 16 bit) Static RAM with Error Correcting Code (ECC)

Automatic reload of the period to the count register on terminal count

For More Information Please contact your local sales office for additional information about Cypress products and solutions.

PSoC 4 Current Digital to Analog Converter (IDAC)

Capable of adjusting detection timings for start bit and data bit

PSoC 6 Current Digital to Analog Converter (IDAC7)

W H I T E P A P E R. Introduction. Devices. Energy Comparison of Cypress F-RAM and EEPROM

Comparator (Comp) Features. General Description. When to use a Comparator Low input offset. User controlled offset calibration

For More Information Please contact your local sales office for additional information about Cypress products and solutions.

EZ-PD Analyzer Utility User Guide

16K/64K/128K 9 Low-Voltage Deep Sync FIFOs

Multifunction Serial Interface (PDL_MFS) Features. General Description. When to Use a PDL_MFS Component. Quick Start 1.0

AN FR Family, MB91F467S Emulation. 1 Introduction. 2 Hardware Setup. 2.1 Required parts

Supports a range of speeds of external memories (from 5 to 200 ns) Supports external memory power-down, sleep, and wakeup modes

One 32-bit counter that can be free running or generate periodic interrupts

Cypress BLE-Beacon ios App User Guide

Analog Multiplexer (AMux) Features. General Description. Input/Output Connections. When to Use an AMux Single or differential connections

ModusToolbox USB Configurator Guide

Scanning Comparator (ScanComp) Features. General Description. Input/Output Connections. When to Use a Scanning Comparator. clock - Digital Input* 1.

Optional Pause Pulse for constant frame length of 282 clock ticks

12-Mbit (512 K 24) Static RAM

LVDS Crystal Oscillator (XO)

16-Mbit (1 M words 16 bit / 2 M words 8 bit) Static RAM with Error-Correcting Code (ECC)

ASM5P2308A. 3.3 V Zero-Delay Buffer

FM4 S6E2Cx Series Over The Air Update 32-Bit Microcontroller With Embedded Dual Flash

Supports Analog, Digital I/O and Bidirectional signal types

100 MHz LVDS Clock Generator

4-Kbit (512 8) Serial (SPI) Automotive F-RAM

MB39C811-EVB-03. PMIC for Solar/Vibration Energy Harvesting, Evaluation Board Operation Guide. Doc. No Rev. *B

FM3 Family Motor Graphical Interface User Manual

BGM Adaptor MB E Operation Manual. 8FX Family 8-bit Microcontroller. Doc. # Rev. *A

256-Kbit (32K 8) Serial (SPI) F-RAM with Extended Temperature

Freescale Semiconductor, I

ICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER. Description. Features. Block Diagram DATASHEET

4-Mbit (512 K 8) Serial (SPI) F-RAM

8K 8 Dual-Port Static RAM with SEM, INT, BUSY

Chip Errata for the MB96300/MB96600 Series MOVS/MOVSW Overlap of source and destination region, F 2 MC-16FX Microcontroller

NB2304A. 3.3V Zero Delay Clock Buffer

SY89645L. General Description. Features. Block Diagram. Applications. Markets. Precision Low Skew, 1-to-4 LVCMOS/LVTTL-to-LVDS Fanout Buffer

Hardware Design Guidelines for Using EZ-PD CCG3PA Devices in Power Adapter Applications

Shift Register. Features. General Description 1.20

PCIe 3.0 Clock Generator with 4 HCSL Outputs. Description OE VDDXD S0 S1 S2 X1 X2 PD OE GNDXD IREF CLK0 CLK0 CLK1 CLK1 CLK2 CLK2 CLK3 CLK3

Features. Applications

CY8CKIT-002. PSoC MiniProg3 Program and Debug Kit Guide. Doc. # Rev. *H

16-Mbit (1M words 16-bit/2M words 8-bit) Static RAM with Error-Correcting Code (ECC)

4-Mbit (256K 16) Automotive nvsram

Pentium Processor Compatible Clock Synthesizer/Driver for ALI Aladdin Chipset

2-Mbit (128K x 16) Static RAM

1-Mbit (64K x 16) Static RAM

External Library. Features. General Description 1.0. The library provides documentation for external components

Voltage Reference (Vref) Features. General Description. Input/Output Connections. When to Use a Vref Voltage references and supplies

4K 16 and 8K 16/18 Dual-Port Static RAM with SEM, INT, BUSY

Configurable transfer modes: single transfer, 1D transfer (using X loop) and 2D transfer (using both X and Y loops).

4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM with Semaphores

NB2308A. 3.3 V Zero Delay Clock Buffer

1.8V to 3.3V LVCMOS High Performance Clock Buffer Family

NB2308A. 3.3 V Zero Delay Clock Buffer

2-Mbit (128 K 16) F-RAM Memory

1-Mbit (64K x 16) Static RAM

THIS SPEC IS OBSOLETE

4-Mbit (512K x 8) Static RAM

Energy Harvesting PMIC for Wireless Sensor Node

FBOUT DDR0T_SDRAM0 DDR0C_SDRAM1 DDR1T_SDRAM2 DDR1C_SDRAM3 DDR2T_SDRAM4 DDR2C_SDRAM5 DDR3T_SDRAM6 DDR3C_SDRAM7 DDR4T_SDRAM8 DDR4C_SDRAM9 DDR5T_SDRAM10

4-Mbit (512K 8/256K 16) nvsram

4-Mbit (256K x 16) Static RAM

EZ I2C Slave. Features. General Description. When to use a EZ I 2 C Slave Industry standard Philips I 2 C bus compatible interface

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET

Features. Applications

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features

SM General Description. Features. Block Diagram. ClockWorks TM 125MHz LVDS / 125 MHz HCSL Ultra-Low Jitter Frequency Synthesizer

MPC9817ENR2. Clock Generator for PowerQUICC and PowerPC Microprocessors and Microcontrollers DATA SHEET NRND

1.8V/3.0V Single-PLL Clock Generator AK8150C

AN1090. NoBL : The Fast SRAM Architecture. Introduction. NoBL SRAM Description. Abstract. NoBL SRAM Operation

Features. Applications

AN USB On-The-Go (OTG) Basics. Contents. 1 Introduction. 2 Cables

Clock Programming Kit

PI3B3253. Description. Features. Pin Configuration (QSOP, TSSOP) Block Diagram. Pin Configuration (UQFN) Truth Table (1)

CE PSoC 4: Time-Stamped ADC Data Transfer Using DMA

Transcription:

Nine-Output 3.3 V Buffer Nine-Output 3.3 V Buffer Features One-input to nine-output buffer/driver Supports two DIMMs or four SO-DIMMs with one additional output for feedback to an external or chipset phase-locked loop (PLL) Low power consumption for mobile applications Less than 32 ma at 66.6 MHz with unloaded outputs 1-ns input-output delay Buffers all frequencies from 2 MHz to 133.33 MHz Output-output skew less than 250 ps Multiple V DD and V SS pins for noise and electromagnetic interference (EMI) reduction Space-saving 16-pin 150-mil small-outline integrated circuit (SOIC) package 3.3-V operation Industrial temperature available Functional Description The CY2309NZ is a low-cost buffer designed to distribute high-speed clocks in mobile PC systems and desktop PC systems with SDRAM support. The part has nine outputs, eight of which can be used to drive two DIMMs or four SO-DIMMs, and the remaining can be used for external feedback to a PLL. The device operates at 3.3 V and outputs can run up to 133.33 MHz. The CY2309NZ is designed for low EMI and power optimization. It has multiple V SS and V DD pins for noise optimization and consumes less than 32 ma at 66.6 MHz, making it ideal for the low-power requirements of mobile systems. It is available in an ultra-compact 150-mil 16-pin SOIC package. For a complete list of related documentation, click here. Logic Block Diagram BUF_IN OUTPUT1 OUTPUT2 OUTPUT3 OUTPUT4 OUTPUT5 OUTPUT6 OUTPUT7 OUTPUT8 OUTPUT9 Cypress Semiconductor Corporation 198 Champion Court San Jose, CA 95134-1709 408-943-2600 Document Number: 38-07182 Rev. *M Revised December 14, 2016

Contents Pinout... 3 Pin Descriptions... 3 Maximum Ratings... 4 Operating Conditions... 4 Electrical Characteristics... 4 Thermal Resistance... 4 Switching Characteristics... 5 Switching Waveforms... 6 Test Circuits... 6 Ordering Information... 7 Ordering Code Definitions... 7 Package Diagram... 8 Acronyms... 9 Document Conventions... 9 Units of Measure... 9 Document History Page... 10 Sales, Solutions, and Legal Information... 11 Worldwide Sales and Design Support... 11 Products... 11 PSoC Solutions... 11 Cypress Developer Community... 11 Technical Support... 11 Document Number: 38-07182 Rev. *M Page 2 of 11

Pinout Figure 1. 16-pin SOIC pinout (Top View) BUF_IN OUTPUT1 OUTPUT2 V DD GND OUTPUT3 OUTPUT4 V DD 1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 OUTPUT9 OUTPUT8 OUTPUT7 V DD GND OUTPUT6 OUTPUT5 GND Pin Descriptions Pin Signal Description 4, 8, 13 V DD 3.3-V digital voltage supply 5, 9, 12 GND Ground 1 BUF_IN Input clock 2, 3, 6, 7, 10, 11, 14, 15, 16 OUTPUT [1:9] Outputs Document Number: 38-07182 Rev. *M Page 3 of 11

Maximum Ratings Supply voltage to ground potential... 0.5 V to +7.0 V DC input voltage... 0.5 V to 7.0 V Storage temperature... 65 C to +150 C Junction temperature... 150 C Static discharge voltage (per MIL-STD-883, Method 3015)... >2,000 V Operating Conditions For commercial and industrial temperature devices Parameter Description Min Max Unit V DD Supply voltage 3.0 3.6 V T A (Ambient operating temperature) commercial 0 70 C (Ambient operating temperature) industrial 40 85 C C L Load capacitance, Fout < 100 MHz 30 pf Load capacitance,100 MHz < Fout < 133.33 MHz 15 pf C IN Input capacitance 7 pf BUF_IN, Operating frequency 2 133.33 MHz OUTPUT [1:9] t PU Power-up time for all VDDs to reach minimum specified voltage (power ramps must be monotonic) 0.05 50 ms Electrical Characteristics For commercial and industrial temperature devices Parameter Description Test Conditions Min Max Unit V IL Input LOW voltage [1] 0.8 V V IH Input HIGH voltage [1] 2.0 V I IL Input LOW current V IN = 0 V 50.0 A I IH Input HIGH current V IN = V DD 100.0 A V OL Output LOW voltage [2] I OL = 8 ma 0.4 V V OH Output HIGH voltage [2] I OH = 8 ma 2.4 V I DD Supply current Unloaded outputs at 66.66 MHz 32 ma Thermal Resistance Parameter [3] Description Test Conditions 16-pin SOIC Unit θ JA Thermal resistance 111 C/W (junction to ambient) θ JC Thermal resistance (junction to case) Test conditions follow standard test methods and procedures for measuring thermal impedance, in accordance with EIA/JESD51. 60 C/W Notes 1. BUF_IN input has a threshold voltage of V DD /2. 2. Parameter is guaranteed by design and characterization. It is not 100% tested in production. 3. These parameters are guaranteed by design and are not tested. Document Number: 38-07182 Rev. *M Page 4 of 11

Switching Characteristics For commercial and industrial temperature devices [4] Parameter Description Condition Min Typ Max Unit Duty cycle [5] = t 2 t 1 Measured at 1.4 V 40.0 50.0 60.0 % t 3 Rise time [5] Measured between 0.8 V and 2.0 V 1.50 ns t 4 Fall time [5] Measured between 0.8 V and 2.0 V 1.50 ns t 5 Output to output skew [5] All outputs equally loaded 250 ps t 6 Propagation delay, BUF_IN Rising edge to Output Rising edge [5] Measured at V DD /2 1 5 9.2 ns Notes 4. All parameters specified with loaded outputs. 5. Parameter is guaranteed by design and characterization. It is not 100% tested in production. Document Number: 38-07182 Rev. *M Page 5 of 11

Switching Waveforms Figure 2. Duty Cycle Timing t 1 t 2 1.4 V 1.4 V 1.4 V OUTPUT Figure 3. All Outputs Rise/Fall Time 2.0 V 2.0 V 0.8 V 0.8 V t 3 t 4 3.3 V 0 V Figure 4. Output-Output Skew OUTPUT 1.4 V OUTPUT 1.4 V t 5 Figure 5. Input-Output Propagation Delay INPUT V DD /2 OUTPUT V DD /2 t 6 Test Circuits Figure 6. Test Circuits 0.1 F V DD Output CLK out 0.1 F V DD GND GND C LOAD Document Number: 38-07182 Rev. *M Page 6 of 11

Ordering Information Ordering Code Package Type Operating Range Pb-free CY2309NZSXC-1H 16-pin SOIC (150 Mils) Commercial CY2309NZSXC-1HT 16-pin SOIC (150 Mils) Tape and Reel Commercial CY2309NZSXI-1H 16-pin SOIC (150 Mils) Industrial CY2309NZSXI-1HT 16-pin SOIC (150 Mils) Tape and Reel Industrial Ordering Code Definitions CY 2309 NZ S X X - 1H X X = blank or T blank = Tube; T = Tape and Reel High Output Drive Strength Temperature Grade: X = C or I C = Commercial; I = Industrial Pb-free Package Type: S = 16-pin SOIC Non Zero Delay Buffer Base Part Number Company ID: CY = Cypress Document Number: 38-07182 Rev. *M Page 7 of 11

Package Diagram Figure 7. 16-pin SOIC (150 Mils) S16.15/SZ16.15 Package Outline, 51-85068 51-85068 *E Document Number: 38-07182 Rev. *M Page 8 of 11

Acronyms Document Conventions Acronym EMI PLL SOIC Description Electromagnetic Interference Phase-Locked Loop Small-Outline Integrated Circuit Units of Measure Symbol Unit of Measure C degrees Celsius MHz megahertz A microampere ma milliampere ms millisecond mv millivolt ns nanosecond pf picofarad V volt Document Number: 38-07182 Rev. *M Page 9 of 11

Document History Page Document Title: CY2309NZ, Nine-Output 3.3 V Buffer Document Number: 38-07182 Rev. ECN Orig. of Change Submission Date Description of Change ** 111858 DSG 12/09/01 Change from Spec number: 38-00709 to 38-07182 *A 121834 RBI 12/14/02 Power-up requirements added to Operating Conditions Information *B 130563 SDR 10/23/03 Added industrial operating temperature to operating conditions *C 212991 RGL / GGK 03/30/04 Updated the propagation delay T 6 spec to 9.2 ns in the Switching Characteristics table *D 270149 RGL 10/04/04 Added Lead-free devices Replaced 8.7 ns Input/Output Delay to 1 ns Input/Output Delaying the features section *E 2568533 AESA 09/23/08 Changed SDRAM [1:9] to OUTPUT [1:9] in Operating Conditions table. Removed part number CY2309NZSI-1H and CY2309NZSI-1HT. Added Note Not recommended for new designs. Updated to new template. *F 2904715 CXQ 04/05/10 Updated Ordering Information: Removed parts CY2309NZSC-1H, CY2309NZSC-1HT. Updated Package Diagram. *G 3082147 CXQ 11/10/2010 Updated Maximum Ratings: Changed the following from: DC Input Voltage (Except REF)... 0.5 V to VDD + 0.5 V DC Input Voltage REF... 0.5 V to 7.0 V to: DC Input Voltage... 0.5 V to 7.0 V Updated footnotes Added Ordering Code Definitions. Added Acronyms and Units of Measure. Updated to new template. *H 4201460 CINM 11/25/2013 Updated Package Diagram: spec 51-85068 Changed revision from *C to *E. Updated to new template. Completing Sunset Review. *I 4578443 TAVA 11/25/2014 Updated Functional Description: Added For a complete list of related documentation, click here. at the end. *J 4715451 XHT 04/10/2015 Updated Operating Conditions: Updated minimum value of BUF_IN, OUTPUT [1:9] parameter as 5 MHz. *K 4743611 TAVA 04/27/2015 Updated Operating Conditions: Changed minimum value of BUF_IN, OUTPUT [1:9] parameter from 5 MHz to 2 MHz. Updated to new template. *L 5260404 PSR 05/05/2016 Added Thermal Resistance. Updated to new template. *M 5553717 TAVA 12/14/2016 Updated to new template. Completing Sunset Review. Document Number: 38-07182 Rev. *M Page 10 of 11

Sales, Solutions, and Legal Information Worldwide Sales and Design Support Cypress maintains a worldwide network of offices, solution centers, manufacturer s representatives, and distributors. To find the office closest to you, visit us at Cypress Locations. Products ARM Cortex Microcontrollers Automotive Clocks & Buffers Interface Internet of Things Lighting & Power Control Memory PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/arm cypress.com/automotive cypress.com/clocks cypress.com/interface cypress.com/iot cypress.com/powerpsoc cypress.com/memory cypress.com/psoc cypress.com/touch cypress.com/usb cypress.com/wireless PSoC Solutions PSoC 1 PSoC 3 PSoC 4 PSoC 5LP Cypress Developer Community Forums Projects Video Blogs Training Components Technical Support cypress.com/support Cypress Semiconductor Corporation, 2001-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited. TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products. Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners. Document Number: 38-07182 Rev. *M Revised December 14, 2016 Page 11 of 11