Combinational Circuits

Similar documents
Objectives: 1. Design procedure. 2. Fundamental circuits. 1. Design procedure

Chapter Three. Digital Components

Propositional Calculus. Math Foundations of Computer Science

Henry Lin, Department of Electrical and Computer Engineering, California State University, Bakersfield Lecture 7 (Digital Logic) July 24 th, 2012

DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

Chap-2 Boolean Algebra

1. Mark the correct statement(s)

BUILDING BLOCKS OF A BASIC MICROPROCESSOR. Part 1 PowerPoint Format of Lecture 3 of Book

2008 The McGraw-Hill Companies, Inc. All rights reserved.

Lecture (05) Boolean Algebra and Logic Gates

Chapter 2. Boolean Expressions:

Digital Logic Design Exercises. Assignment 1

Chapter 2. Boolean Algebra and Logic Gates

Recitation Session 6

QUESTION BANK FOR TEST

DIGITAL ELECTRONICS. P41l 3 HOURS

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic

HW #5: Digital Logic and Flip Flops

Combinational Circuits Digital Logic (Materials taken primarily from:

Ch. 5 : Boolean Algebra &

Homework 1. Due Date: Wednesday 11/26/07 - at the beginning of the lecture

Electronic Engineering Part 1 Laboratory Experiment. Digital Circuit Design 1 Combinational Logic. (3 hours)

LAB #1 BASIC DIGITAL CIRCUIT

1. What is y-chart? ans: The y- chart consists of three domains:- behavioral, structural and geometrical.

Logic Gates and Boolean Algebra ENT263

3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0

Austin Herring Recitation 002 ECE 200 Project December 4, 2013

Chapter 3. Boolean Algebra and Digital Logic

ECE 2030B 1:00pm Computer Engineering Spring problems, 5 pages Exam Two 10 March 2010

Review. EECS Components and Design Techniques for Digital Systems. Lec 05 Boolean Logic 9/4-04. Seq. Circuit Behavior. Outline.

CSE303 Logic Design II Laboratory 01

6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( )

6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( )

CENG 241 Digital Design 1

R10. II B. Tech I Semester, Supplementary Examinations, May

CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

ECE 331: N0. Professor Andrew Mason Michigan State University. Opening Remarks

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

Lecture 21: Combinational Circuits. Integrated Circuits. Integrated Circuits, cont. Integrated Circuits Combinational Circuits

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

EEE130 Digital Electronics I Lecture #4_1

CS61C : Machine Structures

ECE 2020B Fundamentals of Digital Design Spring problems, 6 pages Exam Two Solutions 26 February 2014

MODULE 5 - COMBINATIONAL LOGIC

EECS Components and Design Techniques for Digital Systems. Lec 07 PLAs and FSMs 9/ Big Idea: boolean functions <> gates.

Introduction to Boolean logic and Logical Gates

EECS150 Homework 2 Solutions Fall ) CLD2 problem 2.2. Page 1 of 15

UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan

Injntu.com Injntu.com Injntu.com R16

CS40-S13: Functional Completeness

Hours / 100 Marks Seat No.

COMBINATIONAL LOGIC CIRCUITS

Written exam for IE1204/5 Digital Design Thursday 29/

Midterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil

This presentation will..

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

FPGA Design Challenge :Techkriti 14 Digital Design using Verilog Part 1

Lecture 10: Combinational Circuits

Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

Digital Design with FPGAs. By Neeraj Kulkarni

Philadelphia University Student Name: Student Number:

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 09 MULTIPLEXERS

CS 61C Summer 2012 Discussion 11 State, Timing, and CPU (Solutions)

ECE 2020B Fundamentals of Digital Design Spring problems, 6 pages Exam Two 26 February 2014

/90 TOTAL. 1(a) 8pts. fiv(a,b) is called the function.

EECS150, Fall 2004, Midterm 1, Prof. Culler. Problem 1 (15 points) 1.a. Circle the gate-level circuits that DO NOT implement a Boolean AND function.

Combinational Circuits

(ii) Simplify and implement the following SOP function using NOR gates:

Computer Systems. Binary Representation. Binary Representation. Logical Computation: Boolean Algebra

IT 201 Digital System Design Module II Notes

DE Solution Set QP Code : 00904

Combinational Logic & Circuits

COMPUTER ARCHITECTURE AND ORGANIZATION Register Transfer and Micro-operations 1. Introduction A digital system is an interconnection of digital

Chapter 2 Logic Gates and Introduction to Computer Architecture

BOOLEAN ALGEBRA. Logic circuit: 1. From logic circuit to Boolean expression. Derive the Boolean expression for the following circuits.

4. Write a sum-of-products representation of the following circuit. Y = (A + B + C) (A + B + C)

Combinational Circuits

Code No: R Set No. 1

1. Boolean algebra. [6] 2. Constructing a circuit. [4] 3. Number representation [4] 4. Adders [4] 5. ALU [2] 6. Software [4]

Boolean Analysis of Logic Circuits

Computer Organization and Levels of Abstraction

Software and Hardware

Student Number: UTORid: Question 0. [1 mark] Read and follow all instructions on this page, and fill in all fields.

Combinational Devices and Boolean Algebra

Digital Fundamentals. Lab 6 2 s Complement / Digital Calculator

IA Digital Electronics - Supervision I

MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s. 2. Why the decimal number system is also called as positional number system?

Digital logic fundamentals. Question Bank. Unit I

EECS 140 Laboratory Exercise 5 Prime Number Recognition

Objectives: 1- Bolean Algebra. Eng. Ayman Metwali

1. Prove that if you have tri-state buffers and inverters, you can build any combinational logic circuit. [4]

Experiment 3: Logic Simplification

Experiment 4 Boolean Functions Implementation

CDS Computing for Scientists. Midterm Exam Review. Midterm Exam on October 22, 2013

Honorary Professor Supercomputer Education and Research Centre Indian Institute of Science, Bangalore

Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences. Spring 2010 May 10, 2010

DigSim Assignment 2: Finite State Machine Simplifications

Scheme G. Sample Test Paper-I

Introduction to Boole algebra. Binary algebra

Transcription:

Combinational Circuits Jason Filippou CMSC250 @ UMCP 06-02-2016 ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 1 / 1

Outline ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 2 / 1

Hardware design levels Hardware design levels ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 3 / 1

Hardware design levels Levels of abstraction for ICs Small Scale Integration: 10 boolean gates Medium Scale Integration: > 10, 100 Large Scale Integration: Anywhere between 100 and 30, 000. Very Large Scale Integration: Up to 150, 000. Very Very Large Scale Integration: > 150, 000. ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 4 / 1

Hardware design levels Example schematic Figure 1: VLSI schematic for a professional USB interface for Macintosh PCs. ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 5 / 1

Hardware design levels SSI Consists of circuits that contain about 10 gates. 16-bit adders. Encoders / Decoders. MUX/DEMUX.... All our examples will be at an SSI level. Logic Design is the branch of Computer Science that essentially analyzes the kinds of circuits and optimizations done at an SSI/MSI level. We do not have such a course in the curriculum, but you can expect to be exposed to it if you ever take 411. ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 6 / 1

Combinational Circuit Design ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 7 / 1

Combinational vs Sequential circuits A combinational circuit is one where the output of a gate is never used as an input into it. ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 8 / 1

Combinational vs Sequential circuits A combinational circuit is one where the output of a gate is never used as an input into it. A sequential circuit is one where this constraint can be violated. ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 8 / 1

Combinational vs Sequential circuits A combinational circuit is one where the output of a gate is never used as an input into it. A sequential circuit is one where this constraint can be violated. Example: Flip-flops (yes, seriously). In this course, we will only touch upon combinational circuits. ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 8 / 1

Boolean Gates Boolean Gates ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 9 / 1

Boolean Gates Analogy between logic and hardware Every binary or unary boolean operator (,, ) is mapped to a gate. This includes the binary connectives (, ) (why?) So, every propositional logic construct ( compound or otherwise) can be mapped to a logically equivalent boolean circuit! ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 10 / 1

Boolean Gates AND gate Figure 2: The ANSI symbol of an AND gate. Truth table corresponds to binary operator. (board) ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 11 / 1

Boolean Gates OR gate Figure 3: The ANSI symbol of an OR gate. Truth table corresponds to binary operator. ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 12 / 1

Boolean Gates NOT gate (inverter) Figure 4: The ANSI symbol of a NOT gate. Truth table corresponds to unary operator. ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 13 / 1

Boolean Gates XOR gate Figure 5: ANSI symbol for a XOR gate. Truth table? (whiteboard) ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 14 / 1

Boolean Gates XOR gate Can I implement a XOR gate using gates I know? ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 15 / 1

Boolean Gates XOR gate Can I implement a XOR gate using gates I know? Homework ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 15 / 1

Boolean Gates NAND/NOR gates Figure 6: ANSI symbol for a NAND gate Figure 7: ANSI symbol for a NOR gate What s the truth table for both of those? ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 16 / 1

Boolean Gates NAND/NOR gates Figure 6: ANSI symbol for a NAND gate Figure 7: ANSI symbol for a NOR gate What s the truth table for both of those? Sheffer stroke: (used for NAND operation) Quince arrow: (used for NOR operation) ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 16 / 1

Boolean Gates NAND/NOR gates Figure 6: ANSI symbol for a NAND gate Figure 7: ANSI symbol for a NOR gate What s the truth table for both of those? Sheffer stroke: (used for NAND operation) Quince arrow: (used for NOR operation) NAND gates are the cheapest gates to implement in modern hardware. ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 16 / 1

Complex circuits Complex circuits ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 17 / 1

Complex circuits Examples Convert the following boolean expressions to their corresponding circuits: (p q z) ( r) (p q) q Now, convert them into circuits that only use NAND gates! ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 18 / 1

Complex circuits Simplifying circuits We can often use the axioms of boolean logic to simplify a circuit into one that uses a smaller number of gates. Then, we can convert that circuit into one that only uses NAND gates! Pipeline (Important to remember!): 1 Identify boolean expression implemented by the circuit (tip: scan the circuit from output to inputs). 2 Use axioms of boolean algebra to simplify expression in terms of boolean connectives used. 3 Use axioms of boolean algebra to translate the expression into one that only uses (possibly negated) conjunctions ( (p q z... ). 4 Draw the corresponding circuit. ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 19 / 1

Complex circuits Examples Whiteboard... ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 20 / 1

Complex circuits K-maps A much more efficient way to quickly simplify circuits is the Karnaugh map, or K-map for short. 1 Automatically converts any boolean expression to either a sum-of-product form (ORs of ANDs) or product-of-sums form (ANDs of ORs). We will not analyze them in this course, but you re directed to the Wikipedia article for information. 1 Named such after Maurice Karnaugh. ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 21 / 1