R. Assiro. WP1- Documentation Booting Petalinux from QSPI on UUB

Similar documents
ECEN 449: Microprocessor System Design Department of Electrical and Computer Engineering Texas A&M University

Figure 1 TCL Used to Initialize PS

Avnet Zynq Mini Module Plus Embedded Design

Parallella Linux - quickstart guide. Antmicro Ltd

ZC706 Built-In Self Test Flash Application April 2015

Creating a base Zynq design with Vivado IPI

10/02/2015 Vivado Linux Basic System

10/02/2015 PetaLinux Image with Custom Application

Lab Exercise 4 System on chip Implementation of a system on chip system on the Zynq

10/02/2015 PetaLinux Linux Image Network Connection

WP3: GPS and Time-Tagging Case Western Reserve University (Cleveland, USA)

SENSOR-PMD S ENSOR PERIPHERAL MODULE USER S GUIDE. 1. Introduction Features Si7020 Relative Humidity and Temperature Sensor

PetaLinux SDK User Guide. Board Bringup Guide

Use Vivado to build an Embedded System

Copyright 2016 Xilinx

ChipScope Inserter flow. To see the Chipscope added from XPS flow, please skip to page 21. For ChipScope within Planahead, please skip to page 23.

PetaLinux SDK User Guide. Firmware Upgrade Guide

This guide is used as an entry point into the Petalinux tool. This demo shows the following:

Use Vivado to build an Embedded System

Mailbox Interrupt debug 11/11/2016

Using VxWorks BSP with Zynq-7000 AP SoC Authors: Uwe Gertheinrich, Simon George, Kester Aernoudt

Secure Boot of Zynq-7000 All Programmable SoC Author: Lester Sanders

Integrating LogiCORE SEM IP in Zynq UltraScale+ Devices

The Design of Sobel Edge Extraction System on FPGA

Building an Embedded Processor System on a Xilinx Zync FPGA (Profiling): A Tutorial

MYD-C7Z010/20 Development Board

Introduction to Embedded System Design using Zynq

MYC-C7Z010/20 CPU Module

Designing a Multi-Processor based system with FPGAs

DPM Demo Kit User s Manual Version: dpm_dk_um_1_0_1.doc

MicroZed: Hello World. Overview. Objectives. 23 August 2013 Version 2013_2.01

Description: Write VHDL code for full_adder.vhd with inputs from switches and outputs to LEDs.

Getting Started with TargetOS on the ZedBoard 1 Introduction

First Start with Vivado

MAXREFDES44# MicroZed Quick Start Guide

Full Linux on FPGA. Sven Gregori

QSPI Flash Memory Bootloading In Standard SPI Mode with KC705 Platform

MicroZed Open Source Linux In System QSPI Programming Tutorial

Zynq-7000 All Programmable SoC: Embedded Design Tutorial. A Hands-On Guide to Effective Embedded System Design

1-1 SDK with Zynq EPP

Getting Started with PetaLinux SDK

Hardware Specification. Figure 1-2 ZYNQ-7000 Device Family 2 / 9

Simple VERILOG example using VIVADO 2015 with ZYBO FPGA board v 0.1

Zynq Architecture, PS (ARM) and PL

Sundance Multiprocessor Technology Limited. Capture Demo For Intech Unit / Module Number: C Hong. EVP6472 Intech Demo. Abstract

Hardware In The Loop (HIL) Simulation for the Zynq-7000 All Programmable SoC Author: Umang Parekh

Santa Fe (MAXREFDES5#) MicroZed Quick Start Guide

BlazePPS (Blaze Packet Processing System) CSEE W4840 Project Design

Secure Boot in the Zynq-7000 All Programmable SoC

PetaLinux SDK User Guide. Eclipse Plugin Guide

Oxalis Getting Started

COPious-PXIe. Single Board Computer with HPC FMC IO Site DESCRIPTION APPLICATIONS SOFTWARE V0.2 01/17/17

Copyright 2014 Xilinx

QEMU Basic. Create the Hardware System

Requirement ZYNQ SOC Development Board: Z-Turn by MYiR ZYNQ-7020 (XC7Z020-1CLG400C) Vivado and Xilinx SDK TF Card Reader (Micro SD) Windows 7

PetaLinux SDK User Guide. Getting Started Guide

Sundance Multiprocessor Technology Limited. Capture Demo For Intech Unit / Module Number: C Hong. EVP6472 Intech Demo. Abstract

S N I C K E R D O O D L E B O O K

Tutorial: Ubuntu on the Zynq SoC Featuring the Avnet ZedBoard

SATA Host-IP Demo Instruction Rev Jan-18

Hello World on the ATLYS Board. Building the Hardware

SparkGate7 Quick startup guide

SP605 Standalone Applications

UltraZed -EV Starter Kit Getting Started Version 1.3

Introduction to Zynq

Using a secondary bootloader on the EMSK

Making a Bootable Linux USB Flash Drive with the Universal USB Installer.

Fresno (MAXREFDES11#) ZedBoard Quick Start Guide

Chapter 2 Operating-System Structures

STOP! Read these instructions before connecting the PR3 to your Computer

REAL TIME IMAGE PROCESSING BASED ON EMBEDDED LINUX

Idea6410 Ubuntu User Manual V 0.19

HCTL-IP RAID0x8 DDR Demo Instruction Rev1.0 8-Mar-18

SiFive HiFive Unleashed Getting Started Guide v1p0. SiFive, Inc.

NVMe-IP DDR Demo Instruction Rev Apr-18

SP601 Standalone Applications

Quick Start Guide ZedboardOLED Display Controller IP v1.0

ARM64 + FPGA and more: Linux on the Xilinx ZynqMP

Writing Basic Software Application

MultiBoot and Fallback Using ICAP in UltraScale+ FPGAs

MATLAB/Simulink 기반의프로그래머블 SoC 설계및검증

Compute Node Design for DAQ and Trigger Subsystem in Giessen. Justus Liebig University in Giessen

Introduction to SoC+FPGA

Designing Multi-Channel, Real-Time Video Processors with Zynq All Programmable SoC Hyuk Kim Embedded Specialist Jun, 2014

TP : System on Chip (SoC) 1

Running vxworksrtos on the. Mechatronics Laboratory

借助 SDSoC 快速開發複雜的嵌入式應用

Flashing binaries to DRA7xx factory boards using DFU

Guideline for the installation of C-MOR Video Surveillance Virtual Machine on VMware ESX Server

USB3 Evaluation Unit

Lab 1 - Zynq RTL Design Flow

MAXREFDES43# ZedBoard Quick Start Guide

The Zynq Book. for Zybo and ZedBoard

Use ZCU102 TRD to Accelerate Development of ZYNQ UltraScale+ MPSoC

ZedBoard: Zynq-7000 AP SoC Concepts, Tools, and Techniques

AXI Interface Based KC705. Embedded Kit MicroBlaze Processor Subsystem (ISE Design Suite 14.4)

CHAPTER 7. Astlinux and Asterisk Installation on Embedded System

GigaX API for Zynq SoC

NVMe-IP Demo Instruction Rev Nov-17

Board Update Portal based on Nios II Processor with EPCQ (Arria 10 GX FPGA Development Kit)

Transcription:

WP1- Documentation Booting Petalinux from QSPI on UUB

Create Boot image for Zynq 7020 on UUB architecture The Zynq boot process begins with running code inside the Boot ROM. The boot ROM manages the early boot process by selecting the boot medium and quickly loading the First Stage Boot Loader (FSBL). The FSBL does important early system initialization, configuring the DDR The FSBL is created by Xilinx tools (SDK) using information from your hardware project or by Petalinux build process. The FSBL is the stepping point between Xilinx's code and your code, or petalinux built. What happens next depends on what type of software your system needs. If your device runs Linux it's very likely that your next step is loading U-boot or if your device runs a stand alone applications your next step is your.elf file.. Running a stand alone application First Stage Boot Loader FSBL.elf To run a stand alone application on the Zynq you need: Software Xilinx SDK Files: FSBL (generated by SDK), bitstream file (generated from Vivado for the PL side of the FPGA) and your application program written and compiled in SDK (executable file.elf) Bit Stream design_wrapper.bit Load and run Application on PS Name of SDK application.elf

How to create Boot image by SDK This procedure is for a stand alone application program. Start SDK and select from the Xilinx Tools menu Create Zynq boot image". This window will be displayed..bif file is the building definitions of the image To run a stand alone application on the Zynq you need three files for the QSPI memory flash: Files: FSBL (generated by SDK) bitstream file (generated from Vivado for the PL side of the FPGA) Application.elf program written and compiled in SDK (executable file.elf).bin or.msc are formats for the file to send, by progammer tools to the QSPI Both formats are compatible for Jtag programmer

Click Add button to create a new partition into the memory, and select the file by Browse button. First file is FSBL as bootloader type All the other files are automatically selected as datafile partition type. No OFFSET needed, all files will be allocated into the QSPI memory consecutively Select name and format extension Of the file and click on Create Image. The image file will be create in the project folder

How to program Boot image in the QSPI Flash of UUB In SDK select from the Xilinx Tools menu Program flash". This window will be displayed. Select the image file generated (.mcs or.bin) Connect the JTAG programmer to the UUB to the J7 connector Switch up on JTAG side Power on to the UUB (24Volt) and click on Program JTAG QSPI DLC10 xilinx platform cable USB JTAG programmer

The process to program the QSPI takes a very long time (about 20 minutes) When the programmig is done place the switch on QSPI side and reset the Zynq. Connect a USB cable to console Application is now runnung.in to the Zynq. JTAG QSPI Zynq serial console (top side) DC power 24V

Running Petalinux (QSPI memory map) First Stage Boot Loader FSBL.elf Bitstream (optional but neede final) design_wrapper.bit RUN To build a linux image for QSPI memory on UUB s Zynq you need: Software Xilinx SDK Files: - FSBL (generated by petalinux builder) - Bitstream file (generated from Vivado for the PL side of the FPGA) - Universal Booloader for Zynq (folder images of petalinux builder) - Kernel image (zimage) - Device tree file and image of root file system compressed. All of this file are generated in petalinux compliling process. I will describe this process in my next document. The QSPI memory allocation: Second stage bootloader U-BOOT U-boot.elf Kernel start address 0x00520000 Linux Kernel zimage RUN FBSL from the address 0x00001700 runs U-boot for the second stage of the boot U-Boot runs automatically the kernel image from the address memory 0x520000 of the QSPI flash. (to change this parameter I think is necessary to recompile U-BOOT). By serial terminal windows is possible to stop the process to control U-boot directly. Load device tree System.dtb Load RAM Disk image (compressed) rootfs.cpio.gz

How to create Petalinux Boot image by SDK This procedure is for programming a petalinux build Start SDK and select from the Xilinx Tools menu Create Zynq boot image". This window will be displayed..bif file is the build definitions of the image To run petalinux on the Zynq you need five files for the QSPI memory flash: Files: FSBL (generated by SDK) bitstream file (generated from Vivado for the PL side of the FPGA) u-boot.elf universal boot from petalinux image folder zimage is the petalinux kernel Is important to allocate it at address 0x520000 Sistem.dtb device tree Rootfs.cpio.gz is the root file sistem compressed.bin or.msc are formats for the file to send, by progammer tools to the QSPI Both formats are compatible for Jtag programmer

QSPI Flash Memory partitions Create boot image requires a file extension This is just a renamed uimage file Memory Address 0x00000000 0x00015740 0x00400000 0x00520000 QSPI memory map Header zone FSBL bitstream U-boot KERNEL zimage Device tree Root File System