PACO: Paderborn CPU Core for Approximate Computing

Similar documents
Hardware/Software Codesign

IWES st Italian Workshop on Embedded Systems Pisa September 2016

VLSI Based 16 Bit ALU with Interfacing Circuit

Labs being conducted in CS dept.

Menu. Class 1: Introduction. Staff. Course Structure and Expectations. Contacting Us. Contacting You

SCHEME OF EXAMINATION. and SYLLABI. for. Bachelor of Technology Computer Science and Engineering. Offered by

Seminar Optimizing data management on new hardware (OpDaMNeHa)

TKT-3526 Processor Design ECTS credits Periods III & IV (weeks 1-8 & 10-18) Lectures & Seminars: Thursdays 12-14

VLSI DESIGN OF REDUCED INSTRUCTION SET COMPUTER PROCESSOR CORE USING VHDL

The ECE Curriculum. Prof. Bruce H. Krogh Associate Dept. Head.

This Particular unit will prepare one for an assignment which is expected to be submitted towards the end of the module.

Pre-Course Meeting Proseminar Network Hacking & Defense

The CPU Design Kit: An Instructional Prototyping Platform. for Teaching Processor Design. Anujan Varma, Lampros Kalampoukas

Module Catalog M.Sc. Computational Science CS-M-F

Institute of Engineering & Management

DEPARTMENT OF COMPUTER ENGINEERING Z.H. COLLEGE OF ENGINEERING & TECHNOLOGY ALIGARH MUSLIM UNIVERSITY, ALIGARH

ELEC 5200/6200 Computer Architecture and Design Spring 2017 Lecture 1: Introduction

CSCE 312 Lab manual. Lab 4 - Computer Organization and Data Path Design. Instructor: Dr. Yum. Fall 2016

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Sciences

Best Practices for Final Year Projects

the main limitations of the work is that wiring increases with 1. INTRODUCTION

A Survey of Imprecise Signal Processing

EECS150 Lab Lecture 0

A General Sign Bit Error Correction Scheme for Approximate Adders

Physics 2660: Fundamentals of Scientific Computing. Lecture 7 Instructor: Prof. Chris Neu

(0) introduction to the course. how to learn a programming language. (0) course structure

Masters in Advanced Computer Science

CS 241 Data Organization. August 21, 2018

Design and Implementation of VLSI 8 Bit Systolic Array Multiplier

Graduate course on FPGA design

Teaching Computer Architecture with FPGA Soft Processors

Master of Technology (Integrated)/ Bachelor of Technology

Design Space Exploration Using Parameterized Cores

Dr. Yassine Hariri CMC Microsystems

Tree-mapping Based App Access System for ios Platform

EET2411 DIGITAL ELECTRONICS. A device or electrical circuit used to store a single bit (0 or 1) Ex. FF.

1) Log on to the computer using your PU net ID and password.

Implementation of A Optimized Systolic Array Architecture for FSBMA using FPGA for Real-time Applications

Collapsing for Multiple Output Circuits. Diagnostic and Detection Fault. Raja K. K. R. Sandireddy. Dept. Of Electrical and Computer Engineering,

Power Optimized Programmable Truncated Multiplier and Accumulator Using Reversible Adder

CS 5803 Introduction to High Performance Computer Architecture: Arithmetic Logic Unit. A.R. Hurson 323 CS Building, Missouri S&T

Soft-Core Embedded Processor-Based Built-In Self- Test of FPGAs: A Case Study

Boolean Matching for Complex PLBs in LUT-based FPGAs with Application to Architecture Evaluation. Jason Cong and Yean-Yow Hwang

COMP 635: Seminar on Heterogeneous Processors. Lecture 5: Introduction to GPGPUs (contd.) Mary Fletcher Vivek Sarkar

You must have two core courses and two track courses to graduate

Extensibility and Modularity in Programming Languages

Approximate Computing Is Dead; Long Live Approximate Computing. Adrian Sampson Cornell

Ajloun National University

High Speed Fault Injection Tool (FITO) Implemented With VHDL on FPGA For Testing Fault Tolerant Designs

Advanced Compiler Construction

Data Communications & Computer Networks

Module Handbook Master Computer Engineering

Electronic Design Automation Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

Matrix Manipulation Using High Computing Field Programmable Gate Arrays

Using Dreamweaver, Photoshop, and Fireworks: CS38: Graphics Production for the Web. Stanford University Continuing Studies CS 38

Programming in C++ Prof. Partha Pratim Das Department of Computer Science and Engineering Programming in C++ Indian Institute of Technology, Kharagpur

MS in Electrical Engineering & MS in Computer Engineering

CSE111 Introduction to Computer Applications

Using FPGA for Computer Architecture/Organization Education

AUTONOMOUS RECONFIGURATION OF IP CORE UNITS USING BLRB ALGORITHM

Subject-specific study and examination regulations for the M.Sc. Computer Science degree programme

Design of a Pipelined 32 Bit MIPS Processor with Floating Point Unit

CPSC 213. Introduction to Computer Systems. Introduction. Unit 0

EECS150 Fall 2013 Checkpoint: DVI Test Pattern

Reducing the SPEC2006 Benchmark Suite for Simulation Based Computer Architecture Research

MS in Electrical Engineering & MS in Computer Engineering

Lecture 2. CS118 Term planner. Refinement. Recall our first Java program. Program skeleton GCD. For your first seminar. For your second seminar

Elementary Computing CSC /01/2015 M. Cheng, Computer Science 1

FPGA Based Low Area Motion Estimation with BISCD Architecture

An Efficient Carry Select Adder with Less Delay and Reduced Area Application

CSE 701: LARGE-SCALE GRAPH MINING. A. Erdem Sariyuce

FPGA Implementation of Efficient Carry-Select Adder Using Verilog HDL

FPGA IMPLEMENTATION OF FLOATING POINT ADDER AND MULTIPLIER UNDER ROUND TO NEAREST

Area-Delay-Power Efficient Carry-Select Adder

O PT I C Alan N. Willson, Jr. AD-A ppiov' 9!lj" 2' 2 1,3 9. Quarterly Progress Report. (October 1, 1992 through December 31, 1992)

Design and Characterization of High Speed Carry Select Adder

AKIKO MANADA. The University of Electro-Communications 1-5-1, Chofugaoka, Chofu, Tokyo, , JAPAN

Design of Delay Efficient Carry Save Adder

CS Computer Architecture

Hardware in the Loop Functional Verification Methodology

Industrial and Manufacturing Engineering (IME)

Fixed-Width Recursive Multipliers

Area Delay Power Efficient Carry Select Adder

Digital Logic Design Lab

Abstract. 1 Introduction. Reconfigurable Logic and Hardware Software Codesign. Class EEC282 Author Marty Nicholes Date 12/06/2003

AP Computer Science A (Java) Scope and Sequence

A Complete Data Scheduler for Multi-Context Reconfigurable Architectures

ASIC IMPLEMENTATION OF 16 BIT CARRY SELECT ADDER

Introduction. Definition. What is an embedded system? What are embedded systems? Challenges in embedded computing system design. Design methodologies.

Double Threshold Based Load Balancing Approach by Using VM Migration for the Cloud Computing Environment

Keywords: Soft Core Processor, Arithmetic and Logical Unit, Back End Implementation and Front End Implementation.

Flexible wireless communication architectures

Physical Modeling System for Generating Fireworks

DESIGN OF STANDARD AND CUSTOM PERIPHERAL USING NIOS II PROCESSOR

The Microprocessor as a Microcosm:

Low-Power Data Address Bus Encoding Method

e-pg Pathshala Subject : Computer Science Paper: Embedded System Module: Embedded System Design Process Module No: CS/ES/33 Quadrant 1 e-text

Case Study on DiaHDL: A Web-based Electronic Design Automation Tool for Education Purpose

Proseminar. (with Eclipse) Jun.-Prof. Dr.-Ing. Steffen Becker. Model-Driven Software Engineering. Software Engineering Group

AC : EMBEDDED SYSTEMS ENGINEERING AREA OF SPECIALIZATION IN THE COMPUTER SCIENCE DEPARTMENT

Transcription:

PACO: Paderborn CPU Core for Approximate Computing Supervisors Jun.-Prof. Dr. Christian Plessl Dr. Paul Kaufmann Presenter Tobias Kenter Credit: Communications of the ACM, Vol. 58 No. 5, Pages 12-14

Approximate Computing Approximate Computing (AC) is an emerging paradigm for designing computer systems Addresses most important challenges for future systems faster, more energy efficient, smaller Fundamental idea many applications can live with good-enough results compute only as accurately as required Promising domains computations involving human perception machine learning computationally hard problems? 2

AC is the The Hot New Thing Sampson et al.: "Good enough computing", IEEE Spectrum, Oct. 2013 APPROX 2014 First SIGPLAN Workshop on Probabilistic and Approximate Computing Edinburgh, Scotland L. Kugler: "Is 'good enough' computing good enough?" Comm. ACM, May 2015 WAX 2015 2015 Workshop on Approximate Computing Portland, Oregon Paderborn Workshop on Approximate Computing to be held in October 2015 3

Example: Approximate JPEG compression improve hardware implementation of JPEG with imprecise adder circuits exact adder (full bit-width) approximated solution (simplified adder circuit, error in LSBs) exact implementation (reduced bit-width) results: AC solution needs 33% less chip area, 53% lower power consumption similar benefits for reduced bit-width implementation but much better quality V. Gupta et. al. IMPACT: imprecise adders for low- power approximate computing. In Proc. Int. Symp. on Low Power Electronics and Design (ISPLED). 2011. 4

Project Group PACO Goal: develop CPU architecture for approximate computing Paderborn CPU Core for Approximate Computing (PACO) - RISC processor with approximate and nonapproximate functional units - AC-specific instruction set extensions - compiler extensions - evaluation with instruction set simulator - prototype on FPGA (possibly VLSI estimation) Scope of work can be adapted to group size and interests 5

Phase 1: exploration and prototypes, e.g. select suitable CPU soft core as basis for work instruction set simulator Preliminary Work Plan approximate ALU design and characterization (e.g. evolutionary algorithms, Monte Carlo tree search) integration of AC units in CPU exploration of code generation approaches benchmark selection (image processing, machine learning) Phase 2: refinement, implementation, evaluation, e.g. emulation of PACO on FPGA low-level code generation toolchain evaluation on FPGA prototype (optional) evaluation of PACO implementation as chip by simulation 6

Reasons for joining this project group work on a hot research topic interdisciplinary project: CS & CE build your own CPU work hard! achieve inaccurate results! and you will like it! get experiences with FPGAs learn how to develop a CPU simulator build your own compiler 7

Preconditions You should have a basic familiarity in some of these areas: computer architecture digital design hardware description languages low-level programming compilers Don t worry: Nobody will have all the required skills at the beginning Project group for CS and CE students CS students: regular 30 ECTS project group including seminar CE students: 18 ECTS project group + 4 ECTS seminar + workplan considering different expected effort 8

Are you interested? Talk to me after the presentation Register in PAUL and confirm your interest by email to christian.plessl@uni-paderborn.de Tell your friends Attend the first meeting for the PG (second week of winter term 2015/16 Questions, get in touch with Christian Plessl Paul Kaufmann Tobias Kenter 9