Document Revision 1.0 September 16, 1998 Intel Hewlett-Packard NEC Dell

Similar documents
PCI Express Link/Transaction Test Methodology

DCMI Data Center Manageability Interface Specification v1.0, Revision 1.0. Addenda, Errata, and Clarifications

Intel Server Board S2600CW2S

Interoperability Specification for ICCs and Personal Computer Systems

Enhanced Serial Peripheral Interface (espi) ECN

Intel 440EX AGPset. Design Guide. August Order Number:

Intel Open Source HD Graphics Programmers' Reference Manual (PRM)

Intel Server Board S2400SC

Enhanced Serial Peripheral Interface (espi)

2013 Intel Corporation

Intel Server Board S5520HC

A.G.P. Pro Specification

Intel Server Board S1200BTS

Intel Open Source HD Graphics, Intel Iris Graphics, and Intel Iris Pro Graphics

Intel 865G/865GV/865PE/865P Chipset

Intel Platform Memory Operations

Intel One Boot Flash Update Utility

Jump Test of ESP8266 s Secondary Bootloader (V1.6+)

Interrupt Swizzling Solution for Intel 5000 Chipset Series based Platforms

FieldServer Driver FS Heatcraft-Smart Controller II

Architecture Specification

Technical Note: NVMe Simple Management Interface

DCMI. Data Center Manageability Interface Specification. v1.0. Intel Corporation. Revision 1.0

Intel Cluster Ready Allowed Hardware Variances

Intel Storage System JBOD 2000S3 Product Family

AN10428 UART-SPI Gateway for Philips SPI slave bridges

PC87435 Enhanced IPMI Baseboard Management Controller

Intel Platform Controller Hub EG20T

Intel Platform Controller Hub EG20T

TOA IC-100 Institutional Intercom. Remote Control and Monitoring Programmer's Guide

Macrotron Systems, Inc. Flash Media Products. Part Number Family: 2.5 PATA (IDE) SSD (High Performance Series) PA25SMXXXXXMXXMX

21154 PCI-to-PCI Bridge Configuration

AT60142H/HT. Rad-Hard 512Kx8 Very Low Power CMOS SRAM ERRATA-SHEET. Active Errata List. Errata History. Abbreviations. 1.

Test Plan for MultiRead Devices

Features. Description PI4IOE5V bit I 2 C-bus I/O Expander

Intel Xeon Processor Thermal Solution Functional Specifications

Technical Note: NVMe Basic Management Command

a clock signal and a bi-directional data signal (SCL, SDA)

Intel Platform Controller Hub EG20T

AN Automatic RS-485 address detection. Document information

80C51GB, 83C51GB, 87C51GB SPECIFICATION UPDATE

AMD Extensions to the. Instruction Sets Manual

Bluetooth PC Card Transport Layer

AVR42789: Writing to Flash on the New tinyavr Platform Using Assembly

PCI Express Label Specification and Usage Guidelines Revision 1.0

Native route discovery algorithm

Intel Server Board S2600STB

Intel Server Board S3200SH, Intel Server System SR1530SH Intel Server System SR1530HSH Spares / Parts List & Configuration Guide

Upgrading Intel Server Board Set SE8500HW4 to Support Intel Xeon Processors 7000 Sequence

DS1625. Digital Thermometer and Thermostat FEATURES PIN ASSIGNMENT

Interoperability Specification for ICCs and Personal Computer Systems

Intel Desktop Board D945GCLF2

USB2 Debug Device A Functional Device Specification

Intel On-site Repair for Servers

Operation of Timer A (2-phase pulse signal process in event counter mode, multiply-by-4 processing operation)

Gen-Z Identifiers September Copyright 2016 by Gen-Z. All rights reserved.

AN NTAG I²C plus memory configuration options. Application note COMPANY PUBLIC. Rev June Document information

ESP-NOW User Guide Version 1.0 Copyright 2016

SUMIT Industry Standard Module (SUMIT-ISM) SPECIFICATION

MOSAIC CONTROL DISPLAYS

TCG Physical Security Interoperability Alliance IP Video Use Case 002 (PSI-UC-IPV002) Specification Version 1.0 Revision 0.2

LED Manager for Intel NUC

Intel Open Source HD Graphics. Programmer's Reference Manual

APPLICATION NOTE Using the Intel StrataFlash Memory Write Buffer

VRTX Chassis Alert Management Techniques

Clear CMOS after Hardware Configuration Changes

Intel Small Business Extended Access. Deployment Guide

Enterprise and Datacenter. SSD Form Factor. 1U Short Specification

Table 1 summarizes the supported device attribute differences between KSZ9021GN and KSZ9031MNX PHY devices. Device Attribute KSZ9021GN KSZ9031MNX

Application Note. A Performance Comparison of Dialogic DM3 Media Boards for PCI Express and PCI

AN4113 Application note

AN4274 Application note

How to interpret the LPS331AP pressure and temperature readings. Main components mbar absolute barometer with digital output

Intel Storage Server SSR212MC2

Intel Desktop Board DZ68DB

Common Flash Interface (CFI) and Command Sets

Intel Platform Memory Operations

Interoperability Specification for ICCs and Personal Computer Systems

AN Migration Guide

Table 1 summarizes the supported device attribute differences between KSZ9021RN and KSZ9031RNX PHY devices. Device Attribute KSZ9021RN KSZ9031RNX

Quick Guide to Common Flash Interface

Server Thermal Considerations to enable High Temperature Ambient Data Center Operations

AN2768 Application note LIS331DL 3-axis digital MEMS accelerometer: translates finger taps into actions Introduction

MRUC-20 Modul-R CAN Bus Network

AN626 Application note

ECO and Workarounds for Bugs in ESP32

AMD Radeon ProRender plug-in for Unreal Engine. Installation Guide

PCI-X Addendum to the PCI Compliance Checklist. Revision 1.0a

INTEL PERCEPTUAL COMPUTING SDK. How To Use the Privacy Notification Tool

Intel 6400/6402 Advanced Memory Buffer

In timer mode, choose functions from those listed in Table 1. Operations of the circled items are described below.

How to Show Grouping in Scatterplots using Statistica

AT21CS Series Reset and Discovery. Introduction. Serial EEPROM APPLICATION NOTE

USB Feature Specification: Shared Endpoints

FOR TCG ACPI Specification

Intel Simple Network Management Protocol (SNMP) Subagent v8.0

EVAL6235PD. L6235 three-phase brushless DC motor driver demonstration board. Features. Description

Technical Note. SMART Command Feature Set for the eu500. Introduction. TN-FD-35: eu500 eusb SMART Commands. Introduction

STEVAL-SPBT4ATV3. USB dongle for the Bluetooth class 1 SPBT2632C1A.AT2 module. Features. Description

64K (8K x 8) Battery-Voltage Parallel EEPROM with Page Write and Software Data Protection AT28BV64B

Transcription:

- IPMI - IPMB v1.0 Address Allocation Document Revision 1.0 September 16, 1998 Intel Hewlett-Packard NEC Dell

Date Rev Modifications 9/16/97 1.0 Initial release for IPMI v1.0 Revision History Copyright 1998, Intel Corporation, Hewlett-Packard Corporation, NEC Corporation, Dell Computer Corporation, All rights reserved. INTELLECTUAL PROPERTY DISCLAIMER THIS SPECIFICATION IS PROVIDED AS IS WITH NO WARRANTIES WHATSOEVER INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION, OR SAMPLE. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED OR INTENDED HEREBY. INTEL, HEWLETT-PACKARD, NEC, AND DELL DISCLAIM ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF PROPRIETARY RIGHTS, RELATING TO IMPLEMENTATION OF INFORMATION IN THIS SPECIFICATION. INTEL, HEWLETT-PACKARD, NEC, AND DELL, DO NOT WARRANT OR REPRESENT THAT SUCH IMPLEMENTATION(S) WILL NOT INFRINGE SUCH RIGHTS. I 2 C is a trademark of Philips Semiconductors. All other product names are trademarks, registered trademarks, or servicemarks of their respective owners. I 2 C is a two-wire communications bus/protocol developed by Philips. IPMB is a subset of the I 2 C bus/protocol and was developed by Intel. Implementations of the I 2 C bus/protocol or the IPMB bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation. Intel, Hewlett-Packard, NEC, and Dell retain the right to make changes to this document at any time, without notice. Intel, Hewlett-Packard, NEC, and Dell make no warranty for the use of this document and assumes no responsibility for any error which may appear in the document nor does it make a commitment to update the information contained herein. 2

This document presents the allocation and use of I 2 C slave addresses for devices on the IPMB (Intelligent Platform Management Bus). Address 20h is used as well known fixed address. Address 20h is reserved for the system s primary management controller, also referred to as the BMC (baseboard management controller). Note that most non-intelligent IPMB devices can usually only be configured to one of eight possible slave addresses. This can lead to a shortage of addresses for that device type when accomodations are made for OEM use. For example, addresses 90h-9Fh are used by the Dallas Semiconductor DS1624 Temperature Sensor/EEPROM combo, and the DS1621 Temperature Sensor. It is highly recommended that non-intelligent I 2 C devices be used on private I 2 C busses behind management controllers whenever possible. KEY: - Reserved for I 2 C & Access.bus specification functions. B Reserved for Board Set manufacturer use. I Defined by IPMI Group for Intelligent Platform Management Bus use. c chassis. Reserved for use by system integrator for chassis-specific functions. Not intended for board set or baseboard module. a For third-party add-ins. Note: add-ins should only use intelligent controllers capable of being configured to at least 8 different addresses in the O range. 00h - I 2 C 50h - Access.Bus A0h B SEEPROM 01h - I 2 C 52h-6Ch c A2h B SEEPROM 02h - I 2 C 6Eh - Access.Bus A4h 2 c SEEPROM 04-0Eh - I 2 C 70h B 8574A A6h 2 c SEEPROM 10h-1Eh a 72h B 8574A A8h B SEEPROM 20h I IPMB uc (BMC) 74h 1 c 8574A AAh B SEEPROM 22h B uc (FPC, ICMB) 76h 1 c 8574A ACh c SEEPROM 24h B uc (PBC) 78h 1 c 8574A AEh c SEEPROM 26h B 7Ah 1 c 8574A B0h-BEh a 28h B SM Card 7Ch 1 c 8574A C0-CEh B 2A-2Eh B 7Eh 1 c 8574A D0h-DEh a 30h-3Eh a 80h-8Eh B E0h-EEh B 40h B 8574 90h B DS1624, DS1621, 8591 F0h-F6h - I 2 C 42h B 8574 92h B DS1624, DS1621, 8591 F8h-FEh - I 2 C 44h c 8574 94h 2 B DS1624, DS1621 46h c 8574 96h 2 B DS1624, DS1621 48h c 8574 98h 2 c DS1624, DS1621 4Ah c 8574 9Ah 2 c DS1624, DS1621 4Ch c 8574 9Ch c uc (pri. HSC), DS1624, DS1621 4Eh c 8574 9Eh c uc (pri. HSC), DS1624, DS1621 Typical type(s) used at specified addresses. With the exception of the BMC, there is no requirement to use a particular address within a given range. BMC = baseboard management controller. This is the central management controller in the system, and the only device at a well known fixed address. FPC = front panel controller PBC = processor board controller HSC = hot-swap drive backplane controller PSC = power share controller SM Card = System Management Adjunct Card from board manufacturer ICMB = ICMB Bridge controller uc = management controller DS1624 = Dallas Semiconductor DS1624 Temperature Sensor / SEEPROM device DS1621 = Dallas Semiconductor DS1621 Temperature Sensor. National Semiconductor LM75 temperature sensors also use these addresses. 8591 = Philips Semiconductor A/D - D/A converter 8574 / 8574A = Philips Semiconductor I 2 C 8-bit I/O Port 3

The following table presents the distribution of I 2 C addresses among five categories: I 2 C/Access.bus, IPMI Group, Add-in, Board Set, and Chassis IPMB Address Distribution USE RANGE I2C IPMI Board Set Add-in Chassis I2C 00 0F 8 Board Set 10 1F 8 IPMI 20 21 1 Board Set 22 2F 7 Add-in 30 3F 8 Board Set 40 43 2 Chassis 44 4F 6 I2C 50 51 1 Chassis 52 6D 14 I2C 6E 6F 1 Board Set 70 73 2 Chassis 74 7F 6 Board Set 80 8F 8 Board Set 90 93 2 Chassis 94 9B 4 Board Set 9C A3 4 Chassis A4 AB 4 Board Set AC AF 2 Add-in B0 BF 8 Board Set C0 CF 8 Add-in D0 DF 8 Board Set E0 EF 8 I2C F0 FF 8 Totals 18 1 51 24 34 Totals: I2C 18 IPMI 1 Board Set 51 Chassis 34 Add-in 24 4

LAST PAGE 5