University of California, Davis College of Engineering Department of Electrical and Computer Engineering. EEC118 EXPERIMENT No.

Similar documents
MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science

Magic Tutorial #2: Basic Painting and Selection

EE115C Digital Electronic Circuits. Tutorial 4: Schematic-driven Layout (Virtuoso XL)

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Lab #2: Layout and Simulation

MAGIC TUTORIAL. Getting Started: Background Info: RLW 10/15/98 3:12 PM

University of Southern California EE 477L - MOS VLSI Circuit Design

VLSI Lab Tutorial 3. Virtuoso Layout Editing Introduction

Design rule illustrations for the AMI C5N process can be found at:

Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial

EE 330 Laboratory 3 Layout, DRC, and LVS

Magic Tutorial #1: Getting Started

Virtuoso Layout Editor

CPE/EE 427, CPE 527, VLSI Design I: Tutorial #1, Full Custom VLSI (inverter layout)

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Andrew Mason and the AMSaC lab group.

Cadence Tutorial 2: Layout, DRC/LVS and Circuit Simulation with Extracted Parasitics

EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits

EE 330 Laboratory 3 Layout, DRC, and LVS Fall 2015

EEC 116 Fall 2011 Lab #1 Cadence Schematic Capture and Layout Tutorial

Layout and Layout Verification. of an Inverter Circuit

EE434 ASIC & Digital Systems. From Layout to SPICE Simulation (Virtuoso, Calibre, HSpice) Spring 2017 Dae Hyun Kim

Lab 2. Standard Cell layout.

CMOS INVERTER LAYOUT TUTORIAL

Revision Notes: July2004 Generate tutorial for single transistor analysis. Based on existing schematic entry tutorial developed for ECE410

Fall 2008: EE5323 VLSI Design I using Cadence

UNIVERSITY OF WATERLOO

A Tutorial on Using the Cadence Virtuoso Editor to create a CMOS Inverter with CMOSIS5 Technology

CMOS Design Lab Manual

FACULTY OF ENGINEERING MULTIMEDIA UNIVERSITY LAB SHEET DIGITAL INTEGRATED CIRCUIT

ECE471/571 Energy Efficient VLSI Design Project 2 Cadence Setup and Creation of an Inverter Due Date 11:30 am on Friday, February 2 nd, 2018

Art of Layout Euler s path and stick diagram. Kunal Ghosh

ELEC451 Integrated Circuit Engineering Using Cadence's Virtuoso Layout Editing Tool

CS755 CAD TOOL TUTORIAL

Virtuoso Schematic Composer

Magic Tutorial #1: Getting Started

VLSI Lab Tutorial 1. Cadence Virtuoso Schematic Composer Introduction

TUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION

AMS 0.18 µm PDK Setup and Cadence Tutorial Contributors

Mentor Graphics VLSI CAD Tutorials

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group.

Magic Tutorial #1: Getting Started

illustrative the significant points for laying complex in comparison. L Edit can be used to extract parasitic the delay in CMOS circuits.

Composite Layout CS/EE N-type from the top. N-type Transistor. Diffusion Mask. Polysilicon Mask

ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS)

Magic Tutorial #9: Format Conversion for CIF and Calma

More information can be found in the Cadence manuals Virtuoso Layout Editor User Guide and Cadence Hierarchy Editor User Guide.

There are three windows that are opened. The screen that you will probably spend the most time in is the SCHEMATIC page.

Cadence Tutorial: Schematic Entry and Circuit Simulation of a CMOS Inverter

EECE 285 VLSI Design. Cadence Tutorial EECE 285 VLSI. By: Kevin Dick Co-author: Jeff Kauppila Co-author: Dr. Arthur Witulski

CMOS Inverter & Logic Lab ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING. CMOS Inverter Lab

ANALOG MICROELECTRONICS ( A)

Laboratory 3. EE 342 (VLSI Circuit Design) - Using Spectre netlist and Calculator for simulation

Cadence IC Design Manual

Introduction to Design Architect

Getting Started with WinLASI:

- create new schematic to the new project, PCB design begins with a schematic diagram, which present how components are connected

CMOS Process Flow. Layout CAD Tools

Cadence Schematic Tutorial. EEE5320/EEE4306 Fall 2015 University of Florida ECE

Lab 5: Circuit Simulation with PSPICE

DOWNLOAD PDF CADENCE WAVEFORM CALCULATOR USER GUIDE

EE5323/5324 VLSI Design I/II using Cadence

EE115C Digital Electronic Circuits. Tutorial 2: Hierarchical Schematic and Simulation

Cadence Tutorial. Introduction to Cadence 0.18um, Implementation and Simulation of an inverter. A. Moradi, A. Miled et M. Sawan

Select the technology library: NCSU_TechLib_ami06, then press OK.

CPE/EE 427, CPE 527, VLSI Design I: Tutorial #2, Schematic Capture, DC Analysis, Transient Analysis (Inverter, NAND2)

Spiral 2-8. Cell Layout

Laboratory 6. - Using Encounter for Automatic Place and Route. By Mulong Li, 2013

Microelectronica. Full-Custom Design with Cadence Tutorial

LTSPICE MANUAL. For Teaching Module EE4415 ZHENG HAUN QUN. December 2016

Guide to the CSE 577 Lab and Cad tools

PSpice with Orcad 10

Introduction to laboratory exercises in Digital IC Design.

The original document link is

Process technology and introduction to physical

Lay ay ut Design g R ules

ECE471/571 Energy Ecient VLSI Design

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science. EECS 150 Spring 2000

Tutorial for Cadence SOC Encounter Place & Route

EE261 Computer Project 1: Using Mentor Graphics for Digital Simulation

Department of Electrical & Electronic Engineeing Imperial College London. E4.20 Digital IC Design. Laboratory 1: Introduction to Electric & WinSPICE

Experiment 1 Introduction to PSpice

Professor Muller Fall 2016 Sameet Ramakrishnan Eric Chang Adapted from prior EE140 and EE141 labs. EE 140/240A Lab 0 Full IC Design Flow

Lab. Course Goals. Topics. What is VLSI design? What is an integrated circuit? VLSI Design Cycle. VLSI Design Automation

Circuits. L3: Fabrication and Layout -1 ( ) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number

Logging in, starting a shell tool, and starting the Cadence Tool Suite

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science

EE 330 Laboratory Experiment Number 11

Magic Tutorial #4: Cell Hierarchies

Lesson 18: Creating a Hierarchical Block

Lab 1: An Introduction to Cadence

COURSEWARE DEVELOPMENT FOR OPEN SOURCE MAGIC VLSI TOOL

SUE Design Manager Tutorial. Version 4.3. Micro Magic Tools. Juniper Networks, Inc.

Analog IC Schematic Capture. Mentor Graphics 2006

EE 330 Spring Laboratory 2: Basic Boolean Circuits

EEC 116 Fall 2011 Lab #3: Digital Simulation Tutorial

EE 471: Transport Phenomena in Solid State Devices

Lecture 4a. CMOS Fabrication, Layout and Simulation. R. Saleh Dept. of ECE University of British Columbia

Magic Technology Manual #1: NMOS

The Procedure for Laying out the inverter in TSMC s 0.35 micron Technogy using MOSIS SCMOS SCN4M_SUBM design rules.

Screenshots Made Easy

Transcription:

I. OBJECTIVE University of California, Davis College of Engineering Department of Electrical and Computer Engineering EEC118 EXPERIMENT No. 1 MAGIC TUTORIAL The objective of this experiment is to learn the layout drawing techniques and layout extraction by using MAGIC. II. PRELAB i. Review section 3.2.1 (a basic n-well process) and Plate Captions 1 3 (p. 378) in the textbook. Figure 1

ii. Different views of an inverter in n-well process is shown in Figure 1: (a) schematic; (b) layout (and top-view); (c) simplified cross-section; and (d) cross-section in actual fabrication. Observe and try to understand the layout structures of an inverter. III. EXPERIMENT You are going to layout an inverter similar to that in Figure 1(b). (1) From your Unix terminal and at your desired directory, invoke MAGIC program by typing magic inverter. The box and cursor are used to select things on the layout window. The left and right mouse buttons are used to position the box: click on the left mouse button to position the lower left corner of the box; click on the right mouse button to set the upper right corner of the box. After drawing a box, you can paint layers using command :paint layer or by clicking the middle button as explained in the Cells, Paint and Layers section. To select a certain piece of the layout, move the cursor over the block you want to select, and type s, which is a macro for :select. A thin white outline is left around the block to show it has been selected. Using the macro s repeatedly at the same spot will toggle through electrically connected layers. This is a useful method to make a quick check of how things are connected in your layout design. The macro S (macro for :select more) is just like s except that it adds on to the selection, rather than replacing it. For a synopsis of all the options to the :select command, type :select help. You can also select an entire area of stuff. Place the box over the area you want selected, and type :select area or macro a. If you want to know what's selected, type :what. The following commands can be used to maneuver the selected part of the layout: :move (macro t), and macros q, w, e, and r (to move the selected box by 1 lambda in different directions); :stretch (macro T), and macros Q, W, E, and R; :upsidedown :sideways :clockwise

:copy (macro c) :delete (macro d) :erase The best way to learn these commands is to try them out. Often you may want to restore things after you've made mistakes using: :undo (macro u) :redo (macro U) Make sure that you delete any paint that you don't want. Painting over something with another color just adds more layers, your original paint will still be there underneath. You can use the "." (dot) macro to repeat the last command. The easiest way to move around the graphics window is to use the "," (comma) macro, which centers the window around the cursor position, together with the :zoom n command, (or z and Z macros) to zoom in and out. (2) In Magic, it s easier to have the grids on while drawing layouts. To do so, point the cursor onto the layout window, and then type g. Similarly, you can have the same effect by typing :grid on the magic command window. In Magic, a circuit layout is a hierarchical collection of cells. Each cell contains three settings: (a) colored shapes, called paint, that define the circuit's structure; (b) textual labels attached to the paint; and (c) subcells, which are instances of other cells. :paint layer1, layer2,... (paint rectangular regions, specified by the box) :erase layer1, layer2,... (delete specified layers from the region under the box) List of different layers: poly: polysilicon (gate areas) ndiff or ndiffusion: n-diffusion (n+ source/drain areas) pdiff or pdiffusion: p-diffusion (p+ source/drain areas) metal1 or m1: metal layer 1 metal2 or m2: metal layer 2 pwell: p-well nwell: n-well

nnc or nwcontact: metal1 to n-well contact (n-tub tie) ppc or pwcontact: metal1 to p-well contact (p-tub tie) ndc or ndcontact: metal1 to n-diffusion contact pdc or pdcontact: metal1 to p-diffusion contact polycontact: metal1 to poly contact m2contact: metal2 to metal1 contact (via) The easiest way to paint and erase is with mouse buttons. To paint, position the box over the area you'd like to paint, then move the cursor over an existing color and click the middle mouse button (i.e. click both the left and the right mouse button at the same time on a two-button mouse). To erase everything in an area, place the box over the area, move the cursor over a blank spot, and click the middle mouse button. While you are painting, white dots may occasionally appear and disappear. These are design rule violations. (3) Draw a PMOS transistor with W/L = 20/2. Paint the boxes to construct a PMOS structure by using the following commands: :paint nwell :paint pdiff :paint poly :paint pdc :paint nnc (metal1-to-n-well contact) (4) Use the same techniques in step (3). Draw an NMOS transistor with W/L = 10/2, Vdd and ground. The following command will be appropriate for an NMOS structure: :paint ndiff :paint poly :paint ndc :paint metal1 (5) In order to make your layout readable, and to prepare your layout for extraction and simulation, you need to label it. First decide where you want your label. Then left click and right click at that spot. You should end up with a small cross (+). Then type :label nodename

node names can be anything, but it is a good idea to use the labels that will correspond to circuit signals and make the layout readable. It is necessary to label the supply wires (nodes) as Vdd! and GND! (The! means that the node is global). Label the inverter input and output nodes as Vin and Vout, respectively. (6) Verify the size of the transistor that you drew. To do this, point the cursor to the gate of the transistor, and then using the Macro command s to select the area. And type :box, then the size will be shown in the prompt window. Dose the size match with what you desired? And make sure save your layout by using :save command. (7) Turn in the inverter schematic. You can use the program xv or xwpick to capture the schematic layouts. (8) Use command :extract in Magic window to extract the layout, then run ext2spice filename in Unix terminal to convert the extracted layout file into Spice input netlist. Verify the width and length of the transistors in the netlist. Set the scale parameter in the netlist so that channel length is 1.2µm. (9) Use the following template file to run the simulation in HSPICE. Measure the input-to-output delay of the inverter. **************************************************** Vdd vdd 0 5 Vin vin 0 pulse (5,0,500ps,500p,500p,10.5ns,21ns) CL vout 0 500f *** Paste your extracted circuit here ************** **************************************************** *SPICE LEVEL 2 Model for 1.2um CMOS Process.MODEL NFET NMOS LEVEL=2 LD=0.15U TOX=200.0E-10 + NSUB=5.37E+15 VTO=0.74 KP=8.0E-05 GAMMA=0.54 + PHI=0.6 U0=656 UEXP=0.157 UCRIT=31444 + DELTA=2.34 VMAX=52261 XJ=0.25U LAMBDA=0.037 + NFS=1E+12 NEFF=1.001 NSS=1E+11 TPG=1.0 RSH=70.00 + CGDO=4.3E-10 CGSO=4.3E-10 CJ=0.0003 MJ=0.66 + CJSW=8.0E-10 MJSW=0.24 PB=0.58.MODEL PFET PMOS LEVEL=2 LD=0.15U TOX=200.0E-10 + NSUB=4.33E+15 VTO=-0.74 KP=2.70E-05 GAMMA=0.58

+ PHI=0.6 U0=262 UEXP=0.324 UCRIT=65720 + DELTA=1.79 VMAX=25694 XJ=0.25U LAMBDA=0.061 + NFS=1E+12 NEFF=1.001 NSS=1E+11 TPG=-1.0 RSH=121 + CGDO=4.3E-10 CGSO=4.3E-10 CJ=0.0005 MJ=0.51 + CJSW=1.35E-10 MJSW=0.24 PB=0.64 ****************************************************.tran 10ps 50ns.options post.probe v(vin) v(vout).end IV. AFTER LAB READING For further understanding of MAGIC, you may want to practice the tutorials in: i. http://www.ece.ucdavis.edu/cad/magic/manual/ ii. http://www-scf.usc.edu/~ee577/tutorial/magic_tut.html V. SUPPLEMENT The following is some useful global command. These commands can be typed in the magic prompt window :help - command prints out a brief description of all the commands or the specified command. :load - circuit-name loads circuit-name into the window; if circuit-name doesn't exist, Magic creates a new empty circuit. :save - circuit-name saves all the changes to the circuit. :view - or v fits the window with everything drawn thus far.. :grid - or g toggles a grid. Useful for lining up various cells, wires, etc. :zoom - amount zooms in and out by a factor of amount, i.e. :zoom 2 zooms in twice as much, and :zoom 0.5 zooms out twice as much. The z macro zooms out to fit the box on the paint window. The Z macro zooms in the same as the :zoom 2 command :macro - displays all current macros :quit - quits Magic