Cadence Schematic Tutorial. EEE5320/EEE4306 Fall 2015 University of Florida ECE

Similar documents
CADENCE SETUP. ECE4430-Analog IC Design

CPE/EE 427, CPE 527, VLSI Design I: Tutorial #2, Schematic Capture, DC Analysis, Transient Analysis (Inverter, NAND2)

Revision Notes: July2004 Generate tutorial for single transistor analysis. Based on existing schematic entry tutorial developed for ECE410

EE4111 Advanced Analog Electronics Design. Spring 2009 Experiment #4 April 6 ~ April 17

CS755 CAD TOOL TUTORIAL

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Andrew Mason and the AMSaC lab group.

Cadence Tutorial. Introduction to Cadence 0.18um, Implementation and Simulation of an inverter. A. Moradi, A. Miled et M. Sawan

Using Cadence Virtuoso, a UNIX based OrCAD PSpice like program, Remotely on a Windows Machine

Select the technology library: NCSU_TechLib_ami06, then press OK.

Virtuoso Schematic Composer

Figure 1: ADE Test Editor

The original document link is

Cadence Analog Circuit Tutorial

Cadence Tutorial: Schematic Entry and Circuit Simulation of a CMOS Inverter

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group.

AMS 0.18 µm PDK Setup and Cadence Tutorial Contributors

Lab 2: Functional Simulation Using. Affirma Analog Simulator

ECE 331: Electronics Principles I Fall 2014

EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits

EE115C Digital Electronic Circuits. Tutorial 2: Hierarchical Schematic and Simulation

TUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION

CS/EE 5720/6720 Analog IC Design Tutorial for Schematic Design and Analysis using Spectre

ECE471/571 Energy Ecient VLSI Design

EECE 285 VLSI Design. Cadence Tutorial EECE 285 VLSI. By: Kevin Dick Co-author: Jeff Kauppila Co-author: Dr. Arthur Witulski

S Exercise 1C Testing the Ring Oscillator

Tutorial on getting started in Cadence. Advanced Analog Circuits Spring 2015 Instructor: Prof. Harish Krishnaswamy TA: Jahnavi Sharma

DC Circuit Simulation

ECE471/571 Energy Efficient VLSI Design Project 2 Cadence Setup and Creation of an Inverter Due Date 11:30 am on Friday, February 2 nd, 2018

Introduction to laboratory exercises in Digital IC Design.

Cadence IC Design Manual

DOWNLOAD PDF CADENCE WAVEFORM CALCULATOR USER GUIDE

Cadence Tutorial C: Simulating DC and Timing Characteristics 1

Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial

Experiment 0: Introduction to Cadence

UNIVERSITY OF WATERLOO

Laboratory 3. EE 342 (VLSI Circuit Design) - Using Spectre netlist and Calculator for simulation

EE 330 Spring Laboratory 2: Basic Boolean Circuits

Amplifier Simulation Tutorial. Design Kit: Cadence 0.18μm CMOS PDK (gpdk180) (Cadence Version 6.1.5)

Cadence Virtuoso Simulation of a pixel

Professor Muller Fall 2016 Sameet Ramakrishnan Eric Chang Adapted from prior EE140 and EE141 labs. EE 140/240A Lab 0 Full IC Design Flow

Microelectronica. Full-Custom Design with Cadence Tutorial

Virtuoso Layout Editor

CPE/EE 427, CPE 527, VLSI Design I: Tutorial #1, Full Custom VLSI (inverter layout)

Cadence Tutorial D: Using Design Variables and Parametric Analysis Document Contents Introduction Using Design Variables Apply Apply

Lab 1: Cadence Custom IC design tools- Setup, Schematic capture and simulation

PSpice with Orcad 10

Basic Analog Simulation in Cadence

Guide to the CSE 577 Lab and Cad tools

VLSI Lab Tutorial 1. Cadence Virtuoso Schematic Composer Introduction

Lab 1: An Introduction to Cadence

Intro to Cadence. Brady Salz. ECE483 Spring 17

ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS)

How to Start with Cadence ECE721 Project. Instructor: Prof. Steve Bibyk Prepared by: Golsa Ghiaasi Hafezi Spring 2005 Ohio State University

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

The following is a procedure for extracting a layout, doing a layout vs. schematic check, and then simulating the extracted layout with Cadence.

Simulation with Verilog-XL

LTSPICE MANUAL. For Teaching Module EE4415 ZHENG HAUN QUN. December 2016

Design rule illustrations for the AMI C5N process can be found at:

How To Plot Transconductance and Even More. By Ruida Yun

ANALOG MICROELECTRONICS ( A)

Setting up an initial ".tcshrc" file

1. Working with PSpice:

The Design and Simulation of an Inverter

SOUTHERN POLYTECHNIC S. U.

EE 140/240A - Full IC Design Flow Tutorial

Lab 2. Standard Cell layout.

There are three windows that are opened. The screen that you will probably spend the most time in is the SCHEMATIC page.

CMOS Design Lab Manual

FACULTY OF ENGINEERING MULTIMEDIA UNIVERSITY LAB SHEET DIGITAL INTEGRATED CIRCUIT

DRC and LVS checks using Cadence Virtuoso Version 2.0

TUTORIAL 1. V1.1 Update on Sept 17, 2003 ECE 755. Part 1: Design Architect IC

This is a brief tutorial about building a Symbol for a Schematic in Cadence IC design tool environment for hierarchical design of schematics.

DRC and LVS checks using Cadence Virtuoso Version 3.0

Click on the SwCAD III shortcut created by the software installation.

EE 330 Fall 2017 Lab 1: Cadence Custom IC design tools - Setup, Schematic capture and simulation

EE 330 Spring 2018 Lab 1: Cadence Custom IC design tools Setup, Schematic capture and simulation

Cadence Tutorial 2: Layout, DRC/LVS and Circuit Simulation with Extracted Parasitics

Introduction to CCV and Cadence Virtuoso for Electronic Circuit Simulation

GETTING STARTED WITH ADS

Analog IC Simulation. Mentor Graphics 2006

The Procedure for Laying out the inverter in TSMC s 0.35 micron Technogy using MOSIS SCMOS SCN4M_SUBM design rules.

PSpice Tutorial. Physics 160 Spring 2006

Logging in, starting a shell tool, and starting the Cadence Tool Suite

EE115C Digital Electronic Circuits. Tutorial 4: Schematic-driven Layout (Virtuoso XL)

ELEC 301 Lab 2: Cadence Basic

Lab 4 LVS and Post layout Simulation

Lab 5: Circuit Simulation with PSPICE

EE 210 Lab Assignment #2: Intro to PSPICE

VLSI Lab Tutorial 3. Virtuoso Layout Editing Introduction

Creating Verilog Tutorial Netlist Release Date: 01/13/2005(Version 2)

Laboratory Manual 1, MSPS. Introduction to Behavioral-Level Simulation

EE434 ASIC & Digital Systems. From Layout to SPICE Simulation (Virtuoso, Calibre, HSpice) Spring 2017 Dae Hyun Kim

ECE 683 OSU DIGITAL CELL LIBRARY DOCUMENTATION. Matt Silverman 12/5/2005. Timing Characterization Using Cadence

Creating the inv1 cell WITHOUT power pins

EXPERIMENT 1 INTRODUCTION TO MEMS Pro v5.1: DESIGNING a PIEZO- RESISTIVE PRESSURE SENSOR

ECE 546 HOMEWORK No 10 Due Thursday, April 19, yes last

Using PSpice to Simulate Transmission Lines K. A. Connor Summer 2000 Fields and Waves I

Start ADS and Create an Empty Project

SPICE Models: ROHM Voltage Detector ICs

EE 330 Laboratory 3 Layout, DRC, and LVS Fall 2015

Transcription:

Cadence Schematic Tutorial EEE5320/EEE4306 Fall 2015 University of Florida ECE 1

Remote access You may access the Linux server directly from the NEB Computer Lab using your GatorLink username and password. If you would like to access the Linux servers from your own computer or off-campus, you may refer to the Accessing Linux Servers Remotely tutorial in order to set up a remote connection 2

Run Cadence and create a new library On the linux terminal, type the italicized commands below - source /apps/settings : source cadence settings - icfb & : Run cadence Click File New Library on the Library Manager menu to make a new library Click Attach to existing tech library on the new pop-up window, choose TSMC 0.24u CMOS025/DEEP (5M, HV FET) and click OK. 3

Create a new schematic Click your library on the library manager. Click File New Cell View on the library manager. On the new pop-up window, choose Composer-Schematic for a new schematic (or Virtuoso for a new layout). You will see a blank schematic window. 4

Run ADE and choose a simulator On the schematic menu, click Tools Analog Environment. In the Analog Design Environment (ADE) window, click Setup Simulator/Directory/Host. Choose spectre as your simulator. 5

Add tsmc 0.25um model file You can download the tsmc 0.25um model file from www.mosis.org or googling. On ADE, click Setup Model Libraries. On the new window, click Browse, and choose the model file you downloaded. Then click Add in the bottom left of the Model Library Setup window Now you are ready to use the tsmc 0.25um process. 6

Draw a circuit Click instance on the left side of the schematic window to add resistors, caps or TRs. On the component browser, the two commonly used libraries are NCSU_Analog_Parts and analoglib. You can find NMOS in NCSU_Analog_Parts N_Transistors and PMOS in P_Transistors. Choose nmos4 and pmos4. You can find voltage and current sources, resistors, caps and so on in analoglib. You have to make sure that the names of the pmos and nmos should be matched to the names of the model file you have. - tsmc25dp and tsmc25dn in this instruction. 7

Draw a circuit (continued) You can find the voltage sources in analoglib Sources Independent. Use vdc for V0 and vpulse for V1 in the figure below When placing each instance you can set the parameters in the Add Instance window. Otherwise you can add the part to the schematic, select the component, and click Property in the toolbar on the left side of the Schematic Editor Enter the parameters for V1 (vpulse) as shown in the figure on the left Set the remaining parameters for V0, P0, and N0 as shown in the figure on the right 8

Run transient simulations In the ADE window click Analyses Choose tran or click Choose Analysis on the right side. Enter a Stop Time and check Enabled. Click OK. Click Simulation Netlist and Run or click Netlist and Run on the right side of the ADE window. You MUST SAVE your schematic every time you run a simulation, otherwise the last saved schematic will be simulated. 9

Plot transient outputs On ADE, choose Session Options Waveform Tool Wavescan or AWD depending on your preference. You will see different plot settings. After running a tran simulation, click Results Direct Plot Transient Signal, and then choose the voltage node on the schematic that you want to plot. Press ESC on your keyboard to plot. To plot the transient current you should first save the current by clicking, on ADE, Options To Be Saved Select On Schematic, and then choose the current you want to save (To choose a current, select the node at which you want to measure the current). Then, run a tran simulation, and plot the current. You can also use the calculator. You can do almost every function using the calculator. For example if you want average current of the inverter, run the calculator by Tools Calculator on ADE. Click it on the calculator for transient current, on your schematic click the current flowing through Vdd. On your calculator, click Special Functions average, click plot or check Evaluate Buffer on the calculator to plot or calculate, respectively. 10

Run DC simulation Apply a proper DC voltage input that every transistor is working on its saturation region. In the ADE, select Analyses Choose dc. Check Save DC Operating Point, Enabled, and then OK. Uncheck Enabled under tran. Run a simulation (Simulation Netlist and Run). In order to see the node voltage or DC operating point, in ADE choose Results Annotate DC Node Voltages or DC Operating Points, respectively. To return to the original schematic annotation, in ADE choose Results Annotate Design Defaults In order to see the detailed operating point of a transistor, in ADE choose Results Print DC Operating Points, and select the specific transistor 11

Run AC simulation Apply a proper DC voltage input to the inverter. Add an AC voltage of 1 V on the voltage source. Click Analyses Choose ac, put a specific frequency range, check Enabled, and run. To plot the gain of the inverter, click on ADE Results Direct Plot Main Form. On the new window, choose ac and db20, choose the output node on the schematic to plot the AC response. 12

Make a symbol Define inputs (vdd, vin, and gnd) and outputs (vout) using pins. Remove/Delete the voltage sources (V0 and V1) and gnd terminal Select Pin on the left side of the Schematic Editor Enter the Pin Name and Direction then place the pin in the schematic window To place multiple pins with the same direction: Enter each pin name separated by a space Set Placement to Multiple Then place the pins on the schematic in the order they appear under Pin Names 13

Make a symbol (continued) On the schematic, click Design Create Cellview From Cellview. Click OK on the new window, then you will have a symbol with a rectangular block. Modify the block depending on your preference. Make sure the pin names of the schematic and the symbol are matched. On the symbol window, click Edit Origin, and then click the input pin for origin. To use the symbol you made, click instance on a schematic window, choose the library in which the inverter is located, and choose the symbol you just made. Then put it on the schematic. 14

Save and load ADE setting To save the ADE settings, click on ADE Session Save State. On the new window check Cellview, check settings that you want to save on What to save. Click OK. To use the setting that you saved, click on ADE Session Load State. On the new window check Cellview and click OK. Make sure your simulator is spectre before loading the state (Refer to Slide 5). 15

Useful hotkeys <On the schematic> i : instance w : wire l : wire name label p : add pin q : Property c : copy m : Move r : rotate s : stretch f : fit to screen shift+z : zoom out ctrl +z: zoom in f8: check and save L : Add note x : go into the inside of a symbol for read only. shift+x : go into the inside of a symbol for edit. b : Return to upper level of symbols. Ctrl+r : redraw/refresh schematic view <On the plots> a : marker A b : marker B d : delta markers 16

Useful default instances location NMOS PMOS Resistor, Capacitor, and Inductance Vdd, gnd Volt and current sources VCCS, VCVS, CCCS and CCVS NCSU_Analog_Parts N_Transistors nmos4 NCSU_Analog_Parts P_Transistors pmos4 analoglib Passives analoglib Globals analoglib Sources Independent analoglib Sources Dependent 17