SY55854U. General Description. Features. Functional Block Diagram. Applications. 2 x 2 Protection Crosspoint Switch

Similar documents
SY89645L. General Description. Features. Block Diagram. Applications. Markets. Precision Low Skew, 1-to-4 LVCMOS/LVTTL-to-LVDS Fanout Buffer

Features. Applications

3.3V 1GHz PRECISION 1:22 LVDS FANOUT BUFFER/TRANSLATOR WITH 2:1 INPUT MUX

Features. Applications

Features. Applications

3.3V, 2.0GHz ANY DIFF. IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER FANOUT BUFFER W/ INTERNAL TERMINATION

3.3V, 3.2Gbps DIFFERENTIAL 4:1 LVDS MULTIPLEXER with INTERNAL INPUT TERMINATION

2.5V, 3.2Gbps, DIFFERENTIAL 4:1 LVDS MULTIPLEXER WITH INTERNAL INPUT TERMINATION

DUAL TTL-to-DIFFERENTIAL PECL TRANSLATOR

Features. Applications

NOT RECOMMENDED FOR NEW DESIGNS SINGLE SUPPLY QUAD PECL/TTL-TO-PECL

3.3V 1GHz DUAL 1:10 PRECISION LVDS FANOUT BUFFER/ TRANSLATOR WITH 2:1 INPUT MUX

SM Features. General Description. Typical Application MHz/312.5MHz and MHz/156.25MHz LVDS Clock Synthesizer.

Precision CML/LVPECL/LVDS 2:1 MUX with Internal Termination and Fail Safe Input

Features VCC MIC1810 RESET RESET

SM General Description. Features. Block Diagram. ClockWorks TM 125MHz LVDS / 125 MHz HCSL Ultra-Low Jitter Frequency Synthesizer

SM Features. General Description. Applications. Block Diagram

3.3V DUAL 1:10 PRECISION LVDS FANOUT BUFFER/TRANSLATOR WITH 2:1 INPUT MUX

1:4 LVPECL/CML FANOUT BUFFER WITH INTERNAL TERMINATION

Features. Data Sheet. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

MIC1832. General Description. Features. Applications. Typical Application

Features. Applications. MIC4126/27/28 Block Diagram

Features. Applications

Features. Applications

Features MIC2551A VBUS R S. 1.5k D+ D GND VM D SPD SUS GND. Typical Application Circuit

General Description. Features. Related Documentation. Evaluation Board. SY58600/601/602U Evaluation Board

MIC826. General Description. Features. Applications. Typical Application

MIC2560. General Description. Features. Applications. Typical Application. PCMCIA Card Socket V CC and V PP Switching Matrix

SY89610L. General Description. Features. Applications MHz to 694MHz Jitter Attenuator and Low Phase Noise Frequency Synthesizer

Features. o HCSL, LVPECL, or LVDS o Mixed Outputs: LVPECL/HCSL/LVDS. o Ext. Industrial: -40 to 105 C o o. o 30% lower than competing devices

BLOCK DIAGRAM PIN ASSIGNMENT ICS LOW SKEW, DUAL, 1-TO-5 DIFFERENTIAL- TO-LVDS FANOUT BUFFER PRELIMINARY ICS854210

MIC5281. Features. General Description. Applications. Typical Application. 120V IN, 25mA, Ultra-Low IQ, High-PSRR Linear Regulator

DSC2033. Low-Jitter Configurable Dual LVDS Oscillator. General Description. Features. Block Diagram. Applications

2.5Gbps GPON/BPON ONU SERDES

Features. Applications

Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

TF10CP02 / TF10CP Gbps 2x2 LVDS Crosspoint Switches. Features. Description. Applications. Function Diagram. Ordering Information.

Features. Applications

MIC2782. General Description. Features. Applications. Typical Application. Dual-Input Push Button Reset IC with Immediate and Delayed Outputs

Features. Applications. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

MIC2546/2547. Features. General Description. Applications. Typical Application. Dual Programable Current Limit Switch

PTN3310/PTN3311 High-speed serial logic translators

Features. LOAD SWITCH or PMIC. LOAD SWITCH or PMIC /RESET

MIC706P/R/S/T, MIC708R/S/T

Control Circuitry 2 M1. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

MIC2544A/2548A. General Description. Features. Applications. Typical Application. Programmable Current Limit High-Side Switch

MIC5282. General Description. Features. Applications. Typical Applications. 120V IN, 50mA, Ultra-Low I Q, High-PSRR Linear Regulator

MAQ5281. Features. General Description. Applications. Typical Applications. 120V IN, 25mA, Ultra-Low I Q, High-PSRR Linear Regulator Automotive

MIC2790/1/3. General Description. Features. Applications. Typical Application

MIC2790/1/3. General Description. Features. Applications. Typical Application

MIC705/706/707/708. General Description. Features. Applications. Typical Application. µp Supervisory Circuit

MAQ5282. Features. General Description. Applications. Typical Applications. 120V IN, 50mA, Ultra-Low I Q, High-PSRR Linear Regulator Automotive

Features MIC2779L IN OUT HTH GND. Cellular Telephone Battery Monitor

Control Circuitry 2 M1. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

ZL40218 Precision 1:8 LVDS Fanout Buffer

MIC2027/2077. Features. General Description. Applications. Typical Application. Quad USB Power Distribution Switch

ASM5P2308A. 3.3 V Zero-Delay Buffer

1.8V to 3.3V LVCMOS High Performance Clock Buffer Family

CKSET V CC _VCO FIL SDO+ MAX3952 SCLKO+ SCLKO- PRBSEN LOCK GND TTL

Features. Applications. Regulator with Adjustable Output

ICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER. Description. Features. Block Diagram DATASHEET

Features. Slot A Address and data lines between logic controller and PCMCIA cards not shown. System Power Supply 12V 3.3V V CC5 IN A V PP OUT

Features. V CC 2.7V to 5.5V 10k OVERCURRENT GND NC

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

PI3B3253. Description. Features. Pin Configuration (QSOP, TSSOP) Block Diagram. Pin Configuration (UQFN) Truth Table (1)

ZL40223 Precision 2:8 LVDS Fanout Buffer with Glitchfree Input Reference Switching and On-Chip Input Termination Data Sheet

BLOCK DIAGRAM PIN ASSIGNMENT I Data Sheet. Low Skew, 1-to-9 Differential-to-HSTL Fanout Buffer ICS852911I

TF90LVDS047-6CG. Quad LVDS Line Driver with Flow-Through Pinout. Description. Features. Applications. Function Diagram. Ordering Information

Description. Features 2:1 DIFFERENTIAL-TO-LVDS MULTIPLEXER ICS85401 ICS Lead VFQFN 3mm x 3mm x 0.95mm package body K Package Top View

NB2308A. 3.3 V Zero Delay Clock Buffer

NB2304A. 3.3V Zero Delay Clock Buffer

Features. (opt) A EN0 A EN1 A V CC5_EN A V CC3_EN MIC2563 B EN0 B EN1 B V CC5_EN B V CC3_EN

MC Channel FPGA Bridge IC. for. MIPI D-PHY Systems and SLVS to LVDS Conversion PRELIMINARY DATASHEET. Version August 2014.

Table 1 summarizes the supported device attribute differences between KSZ9021RN and KSZ9031RNX PHY devices. Device Attribute KSZ9021RN KSZ9031RNX

MC FPGA Bridge IC. for. MIPI D-PHY Systems and SLVS to LVDS Conversion DATASHEET. Version August Meticom GmbH

PCIe 3.0 Clock Generator with 4 HCSL Outputs. Description OE VDDXD S0 S1 S2 X1 X2 PD OE GNDXD IREF CLK0 CLK0 CLK1 CLK1 CLK2 CLK2 CLK3 CLK3

TS2043 Preliminary CMOS IC

MIC2587 Evaluation Board

DS90LV804 4-Channel 800 Mbps LVDS Buffer/Repeater

Table 1 summarizes the supported device attribute differences between KSZ9021GN and KSZ9031MNX PHY devices. Device Attribute KSZ9021GN KSZ9031MNX

T1/E1 CLOCK MULTIPLIER. Features

DS90LV004 4-Channel LVDS Buffer/Repeater with Pre-Emphasis

ICS8543I. Features. General Description. Pin Assignment. Block Diagram LOW SKEW, 1-TO-4 DIFFERENTIAL-TO-LVDS FANOUT BUFFER

Pin Configuration and Selector Guide appear at end of data sheet. Typical Operating Circuits

2.5 V/3.3 V, 2-Bit, Individual Control Level Translator Bus Switch ADG3243

Application Note. RMII Connections for. KSZ8895RQ and KSZ8864RMN Rev1.0. Introduction. Block Diagram of the KSZ8895RQ. Block Diagram of the KSZ8864RMN

DS3668 Quad Fault Protected Peripheral Driver

CAP+ CAP. Loop Filter

Features. Description. Applications. Block Diagram PT7M3808. Fixed Voltage Diagram. Adjustable Voltage Diagram(PT7M3808G01)

FIN1101 LVDS Single Port High Speed Repeater

NB2308A. 3.3 V Zero Delay Clock Buffer

Differential-to-LVDS Buffer/Divider with Internal Termination

74VCX00 Low Voltage Quad 2-Input NAND Gate with 3.6V Tolerant Inputs and Outputs

PCA bit multiplexed/1-bit latched 5-bit I 2 C EEPROM DIP switch

1000 Base-T, ±15kV ESD Protection LAN Switches

V PP IN V CC3 IN V CC5 IN EN0 EN1 MIC2561 V CC5_EN V CC3_EN

Low Skew, 1-to-16 Differential-to-LVDS Clock Distribution Chip

FIN1102 LVDS 2 Port High Speed Repeater

Transcription:

2 x 2 Protection Crosspoint Switch General Description The is a fully differential, CML, 2 x 2-crosspoint switch. The non-blocking design allows any input to be connected to any output. Varying the state of the select inputs allows to be used in backup, fault tolerant, protection, and backplane distribution applications. inputs can be terminated with a single resistor between the true and the complement pins of a given input. The is a member of Micrel s new SuperLite family of high-speed logic devices. This family features very small packaging, high signal integrity, and flexible supply voltage operation. Datasheets and support documentation can be found on Micrel s web site at: www.micrel.com. Functional Block Diagram Features SuperLite Guaranteed f MAX >2.5GHz over temperature 2.3V to 5.7V power supply Non-blocking switch architecture Guaranteed <15ps channel-to-channel skew Guaranteed <480ps propagation delay over temperature Configurable as 2:1 mux, 1:2 fan-out buffer, dual buffer, or 2 x 2 switch Accepts CML, PECL, LVPECL inputs Fully differential inputs/outputs Source terminated CML outputs for fast edge rates Wide operating temperature range: 40 C to +85 C Available in a tiny 16-pin EPAD-QSOP package Applications High-speed logic Data communications systems Wireless communications systems Telecom systems Backplane redundancy SuperLite is a registered trademark of Micrel, Inc. Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1 (408) 944-0800 fax + 1 (408) 474-1000 http://www.micrel.com October 2011 M9999-102711-G

Ordering Information (1) Part Number Package Type Temperature Range Package Lead Finish YI Y16-1 Industrial 854U Sn-Pb YITR(2) Y16-1 Industrial 854U Sn-Pb YY(3) Y16-1 Industrial 854U with Pb-Free bar-line indicator YYTR(2, 3) Y16-1 Industrial 854U with Pb-Free bar-line indicator Notes: 1. Contact factory for die availability. Dice are guaranteed at T A = 25 C, DC Electricals only. 2. Tape and Reel. 3. Pb-Free package recommended for new designs. Matte-Sn Pb-Free Matte-Sn Pb-Free Pin Configuration 16-Pin EPAD-QSOP (Y16-1) Pin Description Pin Number Pin Name Pin Function 2, 3 D0, /D0 CML/PECL/LVPECL Input (Differential). This is one of the data inputs to the crosspoint. It will be switched either to the Q0 output, the Q1 output, both outputs, or neither output, depending on the state of the S0 and S1 inputs. 4, 5 S0, /S0 CML/PECL/LVPECL Input (Differential). This selects input chooses which data input switches to the Q0 output. S0 logic low selects the D0 input, while S0 logic high selects the B input. 6, 7 /D1, D1 CML/PECL/LVPECL Input (Differential). This is the other data input to the crosspoint. It will be switched either to the Q0 output, the Q1 output, both outputs, or neither output, depending on the state of the S0 and S1 inputs. 1, 8 GND Ground. 9, 16 VCC Power Supply. 10, 11 Q1, /Q1 CML Output (Differential). This is the other output from the crosspoint. Input S1 selects either the D0 or D1 input to be switched to this output. 12, 13 /S1, S1 CML/PECL/LVPECL Input (Differential). This select input chooses which data input switches to the Q1 output. S1 logic low selects the D0 input, while S1 logic high selects the D1 input. 14, 15 /Q0, Q0 CML Output (Differential). This is one output from the crosspoint. Input S0 selects either the D0 or the D1 input to be switched to this output. October 2011 2 M9999-102711-G

Functional Description Establishing Static Logic Inputs The true pin of an input pair is internally biased to ground through a 75kΩ resistor. The complement pin of an input pair is internally biased halfway between V CC and ground by a voltage divider consisting of two 75kΩ resistors. In this way, unconnected inputs appear as logic zeros. To keep an input at static logic zero at V CC > 3.0V, leave both inputs unconnected. For V CC 3.0V, connect the complement input to V CC and leave the true input unconnected. To make an input static logic one, connect the true input to V CC, and leave the complement input unconnected. These are the only two safe ways to cause inputs to be at a static value. In particular, no input pin should be directly connected to ground. All NC (no connect) pins should be unconnected. Usage is very versatile. Tying its select inputs in various ways varies its functionality. For example, tying the select inputs together turns into a redundant distributor. Either input will be switched to both outputs simultaneously. This is very useful in redundant backplane applications. By cross-tying the select inputs, becomes a true crosspoint, selecting between straight through and cross connected operation. Also, using the select inputs independently, functions as two multiplexers. Setting the select inputs to static values turns into a dual buffer, or a fan-out buffer. To make larger crosspoints, cascade devices, either in a tree, or in a Banyan structure, as appropriate for your application. Figure 1. Hard Wiring a Logic 1 (1) Note: 1. X is either D0, D1, S0, or S1 input. /X is either /D0, /D1, /S0, or /S1 input. Figure 2. Hard Wiring a Logic 0 (1) October 2011 3 M9999-102711-G

Truth Table S0 S1 Q0 Q1 Function 0 0 D0 D0 Fan-Out Buffer 0 1 D0 D1 Dual Buffer 1 0 D1 D0 Dual Buffer 1 1 D1 D1 Fan-Out Buffer CTL CTL Same Same Redundant Distribution CTL /CTL Opposite Opposite Crosspoint October 2011 4 M9999-102711-G

Absolute Maximum Ratings (1) Supply Voltage (V CC )... 0.5 to +6.0V Input Voltage (V IN )... 0.5 to V CC +0.5V CML Output Voltage (V OUT )... V CC 1.0 to V CC +0.5V Lead Temperature (soldering, 20sec.)... 260 C Storage Temperature (T s )... 65 to +150 C Operating Ratings (2) Supply Voltage (V IN )... 0.5 to +6.0V Ambient Temperature (T A )... 40 to +85 C DC Electrical Characteristics V CC = 2.3V to 5.7V; GND = 0V; T A = 40 C to +85 C Symbol Parameter Condition Min Typ Max Units V CC Power Supply Voltage 2.3 5.7 V I CC Power Supply Current 60 ma CML DC Electrical Characteristics V CC = 2.3V to 5.7V; GND = 0V; T A = 40 C to +85 C (3) Symbol Parameter Condition Min Typ Max Units V ID Differential Input Voltage 100 mv V IH Input HIGH Voltage 1.6 V CC V V IL Input LOW Voltage 1.5 V CC -0.1 V V OH Output HIGH Voltage No Load V CC 0.020 V CC 0.010 V CC V V OL Output LOW Voltage No Load V CC 0.97 V CC 0.825 V CC 0.660 V V OS Output Voltage Swing (4) No Load 0.700 0.800 0.950 V 100Ω Environment (5) 0.400 V 50Ω Environment (6) 0.200 V R DRIVE Output Source Impedance 80 100 120 Ω Notes: 1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 2. The device is not guaranteed to function outside its operating rating. 3. Equilibrium temperature. 4. Actual voltage levels and differential swing will depend on customer termination scheme. Typically, a 400mV swing is available in the 100Ω environment and a 200mV swing in the 50Ω environment. Refer to the CML Termination diagram for more details 5. See Figure 4. 6. See Figure 3a and 3b. October 2011 5 M9999-102711-G

(8, 9) AC Electrical Characteristics V CC = 2.3V to 5.7V; GND = 0V; T A = 40 C to +85 C Symbol Parameter Condition Min Typ Max Units f MAX Max. Operating Frequency 2.5 GHz t PD Propagation Delay, S0, S1, D0, D1 to Q0, Q1 t SKEW Within-Device Skew (9) Part-to-Part Skew (Diff.) t r, t f CML Output Rise/Fall Times (20% to 80%) Notes: 8. Tested using environment of Figure 3b, 50Ω load CML output. 9. Worst case difference between Q0 and Q1 from either A or B, when both outputs come from the same input. 400 ma 15 100 ps 150 ps October 2011 6 M9999-102711-G

CML Termination All inputs accept the output from any other member of this family. All outputs are source terminated 100Ω CML differential drivers as shown in Figures 3 and 4. expects the inputs to be terminated, and that good high speed design practices be adhered to. inputs are designed to accept a termination resistor between the true and complement inputs of a differential pair. 0402 form factor chip resistors will fit with some trace fanout. Figure 3b. Individually Terminated (50Ω Load CML Output) Figure 3a. Differentially Terminated (50Ω Load CML Output) Figure 4. 100Ω Load CML Output October 2011 7 M9999-102711-G

Package Information 16-Pin EPAD-QSOP (Y16-1) MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer. Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser s use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser s own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale. 2006 Micrel, Incorporated. October 2011 8 M9999-102711-G