CEI-56G Signal Integrity to the Forefront

Similar documents
OIF CEI-56G Project Activity

Using Chiplets to Lower Package Loss. IEEE Gb/s Electrical Lane Study Group February 26, 2018 Brian Holden, VP of Standards Kandou Bus SA

100 Gigabit Ethernet. An Industry Update. John D Ambrosia Chair, IEEE P802.3ba Task Force Senior Scientist, Force10 Networks October 8, 2009

25 Gb/s Ethernet Study Group CSD: Technical Feasibility. Joel Goergen - Cisco Matt Brown APM Version goergen_25ge_01_0914d

Interconnect for 100G serial I/O ports

Signal Integrity Analysis for 56G-PAM4 Channel of 400G Switch

Optical Trends in the Data Center. Doug Coleman Manager, Technology & Standards Distinguished Associate Corning Optical Communications

400GE at the Cost of 4 x 100GE

Optical Internetworking Forum Report

The Dawn of Channelized Ethernet

100 GBE - WHAT'S NEW AND WHAT'S NEXT

Objectives for HSSG. Peter Tomaszewski Scientist, Signal Integrity & Packaging. rev3 IEEE Knoxville Interim Meeting, September 2006

High-bandwidth CX4 optical connector

QSFP (Quad Small Form-factor Pluggable) Products

100G / Lane Electrical Interfaces for Datacenter Switching - Desirable Solution Attributes

Data Storage World - Tokyo December 16, 2004 SAN Technology Update

Data Storage World - Tokyo December 16, 2004 SAN Technology Update

ETHERNET ROADMAP UPDATE. Scott Kipp October 2014

PUBLISHED SFF-8024 Rev 4.5. SFF specifications are available at

Overview Brochure Direct attach and active optical cables

Emerging Protocols & Applications

New Data Center and Transport Interconnect Technology

400G PAM4 The Wave of the Future. Michael G. Furlong - Senior Director, Product Marketing

Optimal Management of System Clock Networks

Active Optical Cable. Optical Interconnection Design Innovator 25G SFP28 AOC 10G SFP+ AOC. Shenzhen Gigalight Technology Co.,Ltd.

Feasibility of Unretimed 4x25G Host to Module cppi-4

Silicon Labs. Timing Solutions for Xilinx FPGAs. Timing Simplified

Consideration for Advancing Technology in Computer System Packaging. Dale Becker, Ph.D. IBM Corporation, Poughkeepsie, NY

Arista 400G Transceivers and Cables: Q&A

Maximising Serial Bandwidth And Signal Integrity In FPGAs

100G and Beyond: high-density Ethernet interconnects

Active Optical Cables. Dr. Stan Swirhun VP & GM, Optical Communications April 2008

Recommended Protocol Configurations for Stratix IV GX FPGAs

25G Ethernet CFI. Final Draft Brad Booth, Microsoft. Photo courtesy of Hugh Barrass

LatticeSCM SPI4.2 Interoperability with PMC-Sierra PM3388

Using On-Board Optics for Networking Technology Innovation

Siemon Interconnect Solutions

HIGH SPEED INPUT/OUTPUT SOLUTIONS QUICK REFERENCE GUIDE

SAS Standards and Technology Update Harry Mason LSI Corp. Marty Czekalski Seagate

MMF PMD for Short Distances in Data Center and High Performance Computing Environments

MDI for 4x25G Copper and Fiber Optic IO. Quadra (CFP4 proposal) Connector System

Fast Lanes and Speed Bumps on the Road To Higher-Performance, Higher-Speed Networking

z-quad SMALL FORM-FACTOR PLUGGABLE PLUS (zqsfp+ OR QSFP28/56) INTERCONNECT SYSTEM

TP1 and TP4 testing with compliance boards Mike Dudek JDSU Piers Dawe Avago Technologies. IEEE 802.3ba interim Seoul, Korea Sept 2008

Untangled: Improve Efficiency with Modern Cable Choices. PRESENTATION TITLE GOES HERE Dennis Martin President, Demartek

Ethernet evolution: what s new and what s next

White Paper. ORSPI4 Field-Programmable System-on-a-Chip Solves Design Challenges for 10 Gbps Line Cards

PUSHING THE LIMITS, A PERSPECTIVE ON ROUTER ARCHITECTURE CHALLENGES

Interconnect Your Future

Comparing Ethernet and RapidIO

Ethernet The Next Generation

Cisco MDS 9000 Family Pluggable Transceivers

QSFP+ Passive Copper Cable QSFP-40G-0xC

Avago Product Solutions for Data Centers

Ethernet 100G and Beyond

DC Network Connectivity

Boundary Scan: Technology Update

Everything you wanted to know about cabling, but were afraid to ask

Ethernet Alliance Technology Exploration Forum 2014 The Rate Debate

Roadmap to the Future!

CEI-28G-VSR Channel Simulations, Validation, & Next Steps. Nathan Tracy and Mike Fogg May 18, 2010

Altera Product Overview. Altera Product Overview

System Vendor Requirements Document

micro QUAD SMALL FORM-FACTOR PLUGGABLE FOUR CHANNEL PLUGGABLE TRANSCEIVER, HOST CONNECTOR, & CAGE ASSEMBLY FORM FACTOR

Active. Beyond! Optical Cables. and. Express, and. Sr. Vice. Page 1

Server-Grade Performance Computer-on-Modules:

100GbE Architecture - Getting There... Joel Goergen Chief Scientist

Pessimism removal in a system analysis of a 28Gbps SERDES link

Sugon TC6600 blade server

Product Specification 100G Quadwire EDR QSFP28 Active Optical Cable FCBN425QB1Cxx

Ron Emerick, Oracle Corporation

Trends in High Density Optical Interconnects for HPC Applications. US Conec Ltd.

OEM Compatible Direct Attach, Active Copper & Active Optical Cables

Higher Speed Ethernet

QFPQL002400D QSFP+ Dual Fibre CWDM ITU CWDM / 2km / 40 Gigabit Ethernet / IR-4

Reflex Photonics Inc. The Light on Board Company. Document #: LA Rev 3.1 June 2009 Slide 1

40-Gbps and 100-Gbps Ethernet in Altera Devices

Silicon Photonics and the Future of Optical Connectivity in the Data Center

大数据光网络测试技术及展望 刘剑应用工程师

Delivering100G and Beyond. Steve Jones Phone: blog.cubeoptics.

Next Generation Storage Networking for Next Generation Data Centers. PRESENTATION TITLE GOES HERE Dennis Martin President, Demartek

Technology Roadmap 2002

The Ethernet Rate Explosion John D Ambrosia

Auto-Negotiation for 25G-CR Cables. Venu Balasubramonian, Marvell Matt Brown, APM

Channel Based Methods for Signal Integrity Evaluation COMPAL ELECTRONICS, INC. Taipei Server Business Aug 13, 2013

EXAMAX HIGH SPEED BACKPLANE CONNECTOR SYSTEM Innovative pinless connector system delivering superior electrical performance at speeds 25 to 56Gb/s

Published SFF-8665 Rev 1.8. SFF Committee Specification SFF QSFP+ 28 Gb/s 4X Pluggable Transceiver Solution (QSFP28) Rev 1.

Doug Coleman Manager, Technology & Standards Distinguished Associate Corning Optical Communications

QDR Active Optical Cables. SC 10 New Orleans

Accelerating the Mass Transition of 100 GbE in the Data Center. Siddharth Sheth, Vice President of Marketing, High-Speed Connectivity

Bus Example: Pentium II

IEEE 802 Plenary Kauai Nov Criteria 10GBASE-CX4 10GBASE-CX4 1

A Single Chip Shared Memory Switch with Twelve 10Gb Ethernet Ports

Industry Standards for the Exponential Growth of Data Center Bandwidth and Management. Craig W. Carlson

Mellanox Technologies Delivers The First InfiniBand Server Blade Reference Design

VPX Cable Assemblies. Cables with shroud. Wafer to wafer

100Gb/s Electrical Signaling

Introduction to PCI Express Positioning Information

100Gb/s Backplane/PCB Ethernet Two Channel Model and Two PHY Proposal

40 Gigabit and 100 Gigabit Ethernet Are Here!

Transcription:

CEI-56G Signal Integrity to the Forefront As the next generation of data rates beyond 28Gb/s were being contemplated a number of key questions arose; would the previously reliable NRZ (non return to zero) signaling continue to support our needs at 56Gb/s or would we need to entertain other solutions including higher order modulation schemes. The OIF has faced these questions and is developing a number of new 56Gb/s implementation agreements, preparing to deliver to industry a set of solutions that address a wide array of needs including different signal modulations and different reaches ranging from a few millimeters in a chip to chip implementation up to a meter in a backplane implementation. Throughout this development work signal integrity has been the driving factor, while also debating power consumption and implementation complexity. Also addressed have been developments for establishing test and measurement compliance methodology.

Click to edit Master title style CEI-56G Click to edit Master subtitle Signal style Integrity to the Forefront Nathan Tracy

OIF s CEI work has been a significant industry contributor Name Rate per pair Year Activities that Adopted, Adapted or were influenced by the OIF CEI CEI-56G 56Gbps 2016 The future is bright CEI-28G 28 Gbps 2011 InfiniBand EDR, 32GFC, SATA 3.2, SAS- 4,100GBASE-KR4, CR4, CAUI4 CEI-11G 11 Gbps 2008 InfiniBand QDR, 10GBASE-KR, 10GFC, 16GFC, SAS-3, RapidIO v3 CEI-6G 6 Gbps 2004 4GFC, 8GFC, InfiniBand DDR, SATA 3.0, SAS-2, RapidIO v2, HyperTransport 3.1 SxI5 3.125 Gbps 2002-3 Interlaken, FC 2G, InfiniBand SDR, XAUI, 10GBASE-KX4, 10GBASE-CX4, SATA 2.0, SAS-1, RapidIO v1 SPI4, SFI4 1.6 Gbps 2001-2 SPI-4.2, HyperTransport 1.03 SPI3, SFI3 0.800 Gbps 2000 (from PL3) 3

Key Points OIF Common Electrical Interconnect (CEI) Implementation Agreements (IAs) and their predecessor documents have served the industry across many applications Storage Memory High Performance Compute Networking Telecom Enterprise These applications do not all value performance the same Latency, power, cost, density, reach, throughput 4

At 56Gbps One solution does not look likely to satisfy all requirements Modulations: optimize for SI, reach and latency Reaches: optimize for SI and power Semiconductor packaging: optimize for SI and power Equipment architectures Density Cabled backplane NRZ Modulation microqsfp IO Multi-chip module Mid board optics 5 Direct Plug Orthogonal backplane PAM4 modulation

CEI-56G Application Space 3D Stack Optics to Nearby OE 2.5D -to-oe CEI-56G-USR NRZ IA CEI-56G-XSR NRZ & PAM4 IAs USR: 2.5D/3D applications 1 cm, no connectors, no packages XSR: to nearby optics engine 5 cm, no connectors 5-10 db loss @28 GHz -to-module Pluggable Optics -to- & Midplane Applications CEI-56G-VSR NRZ & PAM4 IAs CEI-56G-MR NRZ & PAM4 IAs VSR: -to-module 10 cm, 1 connector 10-20 db loss @28 GHz MR: Interfaces for chip to chip and midrange backplane 50 cm, 1 connector 15-25 db loss @14 GHz 20-50 db loss @28 GHz Backplane or Passive Copper Cable CEI-56G-LR PAM4 & ENRZ IAs LR: Interface for chip to chip over a backplane 100cm, 2 connectors 35dB at 14Ghz 6

CEI-56G Signal Integrity to the Forefront Panelists: David Stauffer Dr. Stauffer has extensive experience in the design and architecture of high speed SERDES and DDR memory interfaces. His contributions to OIF electrical interface standards span 15 years as a member of the technical staff of Kandou Bus, S.A., and in his previous position with IBM Microelectronics. He has been the chair of the OIF Physical and Link Layer Working Group since 2006, and is currently OIF Secretary/Treasurer. He has also authored contributions to both INCITS T11 Fibre Channel and JEDEC JC-16 standards organizations. Past publications include the text High Speed Serdes Devices and Applications (Springer, 2008). Steve Sekel Steve Sekel is the strategic program planner at Keysight Technologies responsible for defining requirements of measurement solutions for next generation data center networking standards and implementation agreements. He currently serves as the OIF Physical and Link Layer Interoperability Working Group chair. Steve has been involved with electronic test and measurement instrumentation for over 35 years. During this time he has held a number of roles in product marketing, project management and design engineering, with some of the leading T&M companies. He had authored contributions focusing on test methodology in OIF CEI working groups and INCITS T11 Fibre Channel 28G projects. Tom Palkert Tom Palkert has worked on high speed SERDES designs from 100m to 56Gbps. He is involved in Ethernet, Fibre channel, InfiniBand and the Optical Internetworking Forum. Tom is a past member of the OIF board of directors, past chair of the OIDA silicon photonics alliance and is currently chair of the Fibre Channel T11.2 Physical Layer Task Group and vice chair of the OIF Physical and Link Layer (PLL) working group. 7