Low Force MEMS Probe Solution for Full Wafer Single Touch Test

Similar documents
Krzysztof Dabrowiecki, Probe2000 Inc Southwest Test Conference, San Diego, CA June 08, 2004

Reinforcement of PCB using Advanced Stiffeners for High Pin Count Devices

Advance Low Force Probe cards Used on Solder Flip Chip Devices. Daniel Stillman Texas Instruments Kevin Hughes FormFactor

High Parallelism Memory Test Advances based on MicroSpring Contact Technology

Review of New, Flexible MEMS Technology to Reduce Cost of Test for Multi-site Wire Bond Applications

Effects of Pad Structure on the Scrub Performance of MEMS Probes for Memory Devices Aaron Woodard

High and Low Temperature Wafer Probing Challenges

An Advanced Wafer Probing Characterization Tool for Low CRes at High Current Dr.-Ing. Oliver Nagler Francesco Barbon, Dr.

A Fine Pitch MEMS Probe Card with Built in Active Device for 3D IC Test

PROBE CARD METROLOGY

Panel Discussion Chair: Michael Huebner

Wafer Probe card solutions

A Test-Setup for Probe-Card Characterization

An Introduction To Area Array Probing

Wafer Probe card solutions

Rolling Up Solutions of Wafer Probing Technologies Joey Wu

Hybrid Wafer Testing Probe Card

Test Cell Co-planarity Optimization Presenter: Troy Harnisch

The Influences of Signal Matching During Multi-site Testing

Very Low Cost Probe Cards A Two Piece Approach

Non-contact Test at Advanced Process Nodes

Key Considerations to Probe Cu Pillars in High Volume Production

Test and Measurement Challenges for 3D IC Development. R. Robertazzi IBM Research

AMD high pin count probing challenges on leading edge GPU: Technoprobe TPEG MEMS vs. Cobra

Application Note. Pyramid Probe Cards

Production Parametric Test - Challenges and Surprising Outcomes Running in a High Volume Manufacturing Environment

High performance HBM Known Good Stack Testing

3D profiler for contactless probe card inspection. Rob Marcelis

Standardizing WSP Wafer Socket Pogo Pin Probe Cards

Katana RFx: A New Technology for Testing High Speed RF Applications Within TI

March 5-8, 2017 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive Session 7

Verification of Singulated HBM2 stacks with Die Level Handler. Dave Armstrong Toshiyuki Kiyokawa Quay Nhin

Direct Attach ViProbe Series Probe Cards for Wafer Test

Advances in Probe Card Analyzers

Introduction to Wafer Level Burn-In. William R. Mann General Chairman Southwest Test Workshop

Novel Precision Probe Array for Wafer Level Final Test of WLCSP Jathan Edwards

CHAPTER 4 INCREASING SPUR GEAR TOOTH STRENGTH BY PROFILE MODIFICATION

Measuring Z-stage accuracy using a force sensor

Extra Large Multi-DUT Array Probing enabling > X100 Parallel Testing

40-Position BGA/LGA PCBeam Connector for Texas Instruments Series 310 DMD

Using MLOs to Build Vertical Technology Space Transformers

TSV Test. Marc Loranger Director of Test Technologies Nov 11 th 2009, Seoul Korea

3D SolidWorks Tutorial

Leveraging Multiprobe Probe Card learnings to help Standardize and improve Parametric and WLR Testing

An integrated solution for KGD: At-speed wafer-level testing and full-contact wafer-level burn-in after flip chip bumping

Spring Probes and Probe Cards for Wafer-Level Test. Jim Brandes Multitest. A Comparison of Probe Solutions for an RF WLCSP Product

Probe Card Metrology. Challenges and Solutions. Jim Powell, Applications Engineer Rudolph Technologies

Future Trends One Mann s Opinion

Linear and Nonlinear Analysis of a Cantilever Beam

FB-MULTIPIER vs ADINA VALIDATION MODELING

Keysight Digital BGA Interposer Catalog

E-tec Socketing solutions for BGA, LGA, CGA, CSP, MLF & Gullwing chips

MAT-Test A New Method of Thin Film Materials Characterisation. LPCVD silicon nitride film bent through 90º

June 6 to 9, 2010 San Diego, CA Probe Cards with Modular Integrated Switching Matrices

ME Optimization of a Frame

A Fine Pitch MEMS Probe Card with Built in Ac8ve Device for 3D IC Test

SOLIDWORKS Simulation

Autonomous RF Measurement assistant

Probing 25µm-diameter micro-bumps for Wide-I/O 3D SICs

ME 475 FEA of a Composite Panel

Additional Slides for Lecture 17. EE 271 Lecture 17

Analysis of a silicon piezoresistive pressure sensor

DesignCon 2005 Track 5: Chip and Board Interconnect Design (5-TA2)

Specification For LTCC 4-Phased Antenna Feeder (Quadrifilar)

Improvement of ELK Reliability in Flip Chip Packages using Bond-on-Lead (BOL) Interconnect Structure

PATTERN SEARCHING FOR FAILING DIE

The Advanced Cantilever Probe Card with High Bandwidth (>3GHz) and Experimental Result

EECS 598: Integrating Emerging Technologies with Computer Architecture. Lecture 10: Three-Dimensional (3D) Integration

Metrology and Probe Repair challenges with tighter pitch probe cards

Automated Probe-Mark Analysis

MPI TS150-HP 150 mm High Power Manual Probe System For accurate High Power measurements up to 10 kv, 600 A

January 25, 2005 Bill Gervasi Senior Technologist Netlist, Incorporated

Session 4a. Burn-in & Test Socket Workshop Burn-in Board Design

Multi Level Stacked Socket Challenges & Solutions

High Current Wafer Probing Solution

Metrology for Characterization of Wafer Thickness Uniformity During 3D-IC Processing. SEMATECH Workshop on 3D Interconnect Metrology

LQFP. Thermal Resistance. Body Size (mm) Pkg. 32 ld 7 x 7 5 x ld 7 x 7 5 x ld 14 x 14 8 x ld 20 x x 8.5

LTCC (Low Temperature Co-fired Ceramic)

APS/SPS200TESLA. 200 mm Fully-automated On-Wafer Probing Solution for High-power Devices

Burn-in & Test Socket Workshop

Setting the Test Standard for Tomorrow. Nasdaq: AEHR

Case Study- Importing As-Molded Plastic Part Conditions into CAE tools

Global to Local Model Interface for Deepwater Top Tension Risers

ARCHIVE 2008 COPYRIGHT NOTICE

E91 Machine Design: Lab 2

WI-076 Issue 1 Page 1 of 7

Modelling Flat Spring Performance Using FEA

Probe Tips and Probe Holders Reference Manual

) Forward voltage (V f. Typ. Typ. Typ. Max. Typ. Typ. Typ. [K] [lm] [lm] [V] [V] [lm/w] [lm/w] Operating Tc. current Temp

Monday 3/10/14 3:30pm

Physical Design Implementation for 3D IC Methodology and Tools. Dave Noice Vassilios Gerousis

MPI TS150-AIT 150 mm Manual Probe System

Real Time Contact Resistance Measurement & Control. Tony Schmitz Erwin Barret

Detecting Killer Particles to Protect Multi-DUT

BiTS Poster Session. March 5-8, Hilton Phoenix / Mesa Hotel Mesa, Arizona. Archive Poster BiTS Workshop Image: tonda / istock

About the Instructor

Challenges of Integration of Complex FHE Systems. Nancy Stoffel GE Global Research

DESIGN & ANALYSIS OF CONNECTING ROD OF FORMING AND CUTTING DIE PILLAR STATION OF VACUUM FORMING MACHINE

) Forward voltage (V f. Typ. Typ. Typ. Max. Typ. Typ. Typ. [K] [lm] [lm] [V] [V] [lm/w] [lm/w] Operating Tc. current Temp

Products, Services & Capabilities

Transcription:

Matt Losey Yohannes Desta Melvin Khoo Lakshmikanth Namburi Georg Aigeldinger Touchdown Technologies Low Force MEMS Probe Solution for Full Wafer Single Touch Test June 6 to 9, 2010 San Diego, CA USA

Towards 1TD Memory Test The challenge of Single touch test # of I/O channels and resource sharing # of power modules Wiring density limits in the probecard PCB Wiring density limits in the probecard MLC Signal Integrity at High Frequency More signals in less space TDT 300mm 1 TD But what about the probecard mechanics? For a MEMS probe with 5 gf /pin, pin count at 100,000: Force = 1100 lbs! Slide 2

Case studies to illustrate likely probecounts for 1TD Contents How many probes for a 1TD DDR3 PC? Probecard architecture and elements that enable probe counts What is the expected probe density? Is this even possible? Examine the mechanics of high probe count: Simulate the probecard deflection based on the tester and probe force Is the deflection within the compliance of the probe? Can we reduce the force of the MEMS? Slide 3

Probecounts for 1 TD Memory Current generation probecards 3TD to 6TD DUT pattern Space surrounding each die available for routing Probecounts < 30,000 1 TD for same DUT, resource sharing 60 to 80 probes /die small changes Die size shrinking 800 to 1600 die / wafer 50,000 to 100,000 probes 4TD DDR3, 220 DUT, 300 mm 15,000 probes 8.0mm 1.5 mm Single line on center pad pattern 60-80 pads per DUT 1 TD Probe/Contact density required = 1.7 / mm 2 Slide 4

Probecard Architecture and Density PCB Stiffener: Load limit? Conductor Frame Interposer:? mil pitch :? / mm2 MEMS Probes:? /mm2 MLC External:? /mm2 MLC internal: 40-80 layer, 8 mm thick? /mm2 Single piece ceramic for MEMS density limited by probe pitch No boundaries to constrain resource sharing Need space for components (Bypass caps, isolation resistors) Pattern density on MLC surface Limited by shrinkage tolerance of MLC Wiring density inside MLC Interposer density PCB wiring density Stiffener and mechanical support Preserve planarity with 500 kg of load Slide 5

Case study: 1 TD, 109,000 probes Smaller dies leave less room for routing 1400 dies requires ~110,000 Probes Resource sharing (DRV X8) reduces channel count requirements Majority of probes are PWR/GND 34k I/O reduces to 10k Less density required in PCB What about MLC Wiring Density? 5.7mm Slide 6

Torsion Probe Design More efficient energy storage for better dimensions "Novel Method to Store Spring Energy in Probes, S. Ismail, SWTW 2008 Pitch down to 50 um Probe density more than 5 / mm 2 Torsion MEMS Probe density >5 / mm 2 June 6 to 9, 2010 IEEE SW Test Workshop 7

MLC Wiring Density X8 resource sharing layout feasibility 80 connections MEMS side reduced to 60 tester side Internal Via pitch to 0.4mm (8 / mm 2 ) Surface pad pitch to 0.7mm ( 2 / mm 2 ) Restricted by shrinkage tolerance. LTCC advantage : 0.13% Shrinkage tolerance vs 0.21% for HTCC MEMS Side MLC Via Layout 40-80 layer, 8 mm thick MLC 5.6mm Internal MLC Layout Tester side (PCB) MLC Layout MLC for 110k probe count feasible Slide 8

Probecard Architecture and Density PCB Stiffener: Load limit? Conductor Frame Interposer: 25 mil pitch : 2.5 / mm 2 MEMS Probes: > 5 /mm 2 MLC External: 2 /mm 2 MLC internal: 40-80 layer, 8mm thick 4 /mm 2 110,000 probes requires 1.7 / mm 2 Torsion Probe MEMS 50um pitch capable: > 5 / mm 2 No boundaries to constrain resource sharing Pattern density on MLC surface LTCC enables 2 / mm 2 Wiring density inside MLC Routing studies show feasibility to 4 /mm 2 Interposer density 25mil pitch available: 2.5 / mm 2 PCB wiring density Stiffener and mechanical support? Slide 9

FEA Simulated Probecard Deformation Probecard planarity under load Model includes Stiffener, PCB, Interposer, STF, Probehead MEMS probes simplified as uniformly distributed force No other system deflection included (prober chuck) TEST HEAD PROBECARD INTERFACE MLC INTERPOSER PCB STIFFENER MEMS PROBES SILICON WAFER PROBER CHUCK Probecard center to edge deformation under load must be absorbed by MEMS probes Maximum Probecard Deformation allowed = Operating range of probe - Planarity = 20 um Slide 10

Mechanical Performance Probecard retreat at overdrive Limits actual overdrive to probes See Large Array Probing Session 5, SWTW 2008 Electrical Planarity Characterization of High Parallelism Probe Cards, J. Caldwell, SWTW 2008 Restrict to 20% of Probe s nominal overdrive Probecard deformation at overdrive Requires larger operational range of the probe s overdrive Restrict to <30% of Probe s nominal overdrive 1TD Probecard designs Factors will be challenged by existing tester platforms Tester interface mechanical supports Current generation tester vs next Probe count Up to 100,000 Stiffener design restrictions to meet thermal requirements Probe force Typical probe force? Slide 11

MEMS Probe designs 3 Common Styles of MEMS probes: Mechanical Design of MEMS Probes for Wafer Test, C. Folk, SWTW 2008 Cantilever. Long probe (2mm), but wide (60um) for stress control. Short scrub Moderate force (4 gf) Dual beam cantilever Short probe (1.1mm). Moderate to high force (5 to 6 gf) Torsional probe Long probe (2mm), but narrow (35um) Good scrubbing action with low force How low can the force go? Slide 12

MEMS Probe design constraints To achieve low force, must balance: Scrub pressure required for good contact, Scrub length and scrub depth, Maximum stress and probe material limits Operating overdrive range As Overdrive, Scrub length As Probe length, Scrub length Height of probe: Clearance from tip to bar Scrub length increases for taller post SL h y 2 OD J L y sin( ) OD 1 L h OD SL ~ h L Slide 13

Torsional Force and Spring Force (gf) 3.5 3 2.5 2 1.5 1 0.5 0 Poor contact/ light scrub marks F = 2.0 gf at 80 um OD k = 0.5 gf/mil Optimal range of operation 0 20 40 60 80 100 120 Z Deflection (um) constant MEMS Torsional Probe Scrub marks too big / too deep k = 1.0 gf/mil 2.0 gf at 80um OD K = 1 gf/mil at scrub end 50+ um range of operation 15 um Scrub Length 10 20 um Tip Scrub Pressure =400MPa

Need optimal scrub pressure Scrub Pressure = Probe Force / Contact Area Minimize pad damage (<700 MPa) Achieve robust electrical contact Necessary to reduce tip size with reduced force Contact area also determined by probe style Torsion probe decreases contact area Enables lower force Scrub pressure Torsion probe Uses less tip area Cantilever probe Uses more tip area Slide 15

Force vs Probe deflection Force deflection curves generated with ANSYS Young s modulus Ni 200GPa Dimensions from SWTW MEMS Probe force in the range 2 gf to 6 gf Slide 16

Results: Probecard Deformation Factors Common Tester current gen 1 thick SST Stiffener Open style stiffener for rapid thermal soak Results Probecard deformation is a global planarity change (bow) Deformation exceeds 20um if MEMS probe force > 2gF Difficult for 1TD Probecards unless MEMS force is low Slide 17

Results: Probecard Deformation Factors Next Gen Testers 1 piece, 1 thick SST Stiffener Open style stiffener for rapid thermal soak Results Acceptable deformation for all conditions However, common probers limited to 200 kg, so still need low force probe "Highest Parallel Test for DRAM, M. Huebner SWTW 2009 Slide 18

Interface design impact Larger stiffener span on older test interfaces greatly impacts resulting probecard deformation Next Generation Testers and interfaces with reduced span, provide better structural support for probecard deformation 1 TD Test will require more than just resource sharing Need lower force probes and/or better interface support Higher load probers Balance between thermal performance and structural support 420 mm 260mm Slide 19

1TD Summary PCB Stiffener: > 5 / mm 2 Conductor Frame Interposer: 25 mil pitch : 4 / mm 2 MEMS Probes: 5 /mm 2 MLC External: 3 /mm 2 MLC internal: 40-80 layer, 8 mm thick 4 /mm 2 1TD Requires up to 1.7 / mm 2 probe / contact density MEMS Probes, MLC pattern and routing density, Interposer densities are more than sufficient Mechanical performance dependant on: Tester interface span Probe force Prober force limits Slide 20

Summary 1 TD Probecards will require 50k to 100k probes Resource sharing will provide acceptable wiring densities on MLC, in MLC, Interposer, PCB However, mechanical deformation of the probecard under load will be an issue, unless: The MEMS probe force is reduced to 2 gf A next generation tester interface is used Even with a solid tester interface design, prober chuck limits (450 lbs) necessitate lower force probes TdT s Low force MEMS Torsion probe provides appropriate scrub pressure and size at low force Slide 21

Special thanks to Acknowledgments TdT Mechanical and Engineering design groups TdT Process Integration group June 6 to 9, 2010 IEEE SW Test Workshop 22