A Fine Pitch MEMS Probe Card with Built in Active Device for 3D IC Test
|
|
- Hannah Smith
- 5 years ago
- Views:
Transcription
1 OSCILLOSCOPE Design file: MSFT DIFF CLOCK WITH TERMINATORREV2.FFS Designer: Microsoft HyperLynx V8.0 Comment: 650MHz at clk input, J10, fixture attached Time (ps) Date: Wednesday Mar. 3, 2010 Time: 14:16:09 V [U3.1 (at pin)] V ol t ag e -mv - A Fine Pitch MEMS Probe Card with Built in Active Device for 3D IC Test Florent Cros Lakshmikanth Namburi Yong Hong Ting Hu Robert Smith ADVANTEST Lakshmi.nambury@advantest.com Gary Maier Van Thanh Truong Hsichang Liu Katsuyuki Sakuma IBM Silicon Valley Test Conference 2013 gmaier@us.ibm.com 1
2 Overview Probe Card Architecture 3D Silicon Technology: Role of Test Probing Challenges & Benefits of Active Probe Card The Probing Solution Test Results Summary Acknowledgements 2
3 Active MEMS Probe Card Architecture IBM Active Si Space Transformer Silicon Space Transformer Wire-bonds Low Force MEMS Probes µc4 bonding (50um Pitch) C4 bonding (150um Pitch) Ceramic Space Transformer Interposer PCB 3
4 Active MEMS Probe Card Challenges and Benefits Examples of current / future Challenges Silicon and Packaging Technology Scaling New Test Insertions and More Test Partitioning Benefits of using an Active Probe Card Mitigate Rising Cost of Test (COT) Extend ATE and Bench Instrumentation Inter-strata In-Out (ISIO) Buffering / Performance Testing Chip to Probe Centric Design for Test (DFT) 4
5 3D Silicon Technology : Test then Stack Why test before stacking? Design verification / Defect isolation Reduces yield loss Enables integration of chips from different suppliers Stack, Then Test, Can be Achievable With Available Technologies Traditional Probe Test, Then Stack, Need for Active Probe Card Active Probe 3d IC C2W or W2W 5 3D IC 3D IC 3d IC Socket or Laminate Tester on chip 3d IC
6 < 15 mm Active MEMS Probe Card Over 1300 IO s 50µm min pitch 5,000 Powers and Grounds Four (4) power planes < 6 mm V93k platform Probe head with Active die and MEMS Probes Top down view of the Active die and MEMS Probes
7 Active MEMS Probe Card Detail of the Active PC, at 50um (minimum) pitch MEMS probes Example of a Fine Pitch MEMS Probe Operating OD: 15µm Scrub Length: 10-15µm Force: 0.2 gf Silicon Valley Test Conference
8 Active MEMS Probe Cross-Section MEMS Probe µc4 Bonding Interconnect µpillars Active Circuitry TSVs SEM: typical cross section of an Active die with MEMS probes 8
9 Low Force MEMS Probe Why MEMS? Wafer Scale manufacturing Lithographic scaling and planarization No probe-count limitations Short probe length for better electrical performance Low Force? Optimized high tip pressure (tip design) and scrubbing action (spring design) to achieve adequate CRES performance. Minimal damage to all test contact surfaces Enables inline product test 25um Example of a scrub mark on a 25um uc4
10 CRES on uc4 Contact resistance on µc4 lead free solder bumps at -10C, 25C, and 85C Examples of Mean CRES* Value per Die, 52 channels, 100mA current: 14µm OD at -10C: <1.8 14µm OD at 25C: <0.6 14µm OD at 85C: <1.5 *CRES each channel = Resistance on bumps (Path + CRes) Resistance on Gold (Path + CRes) 10
11 Functional Testing Wafer Test Flow External IO and Inter-strata IO ( ISIO ) DC Pin Testing Power Supply Shorts and Standby Current Structural ATPG Scan and Logic Test Array Built In Self Test ( ABIST ) Performance Inter-strata Input / Output ( ISIO ) Test 3D Wafer Level edram and ISIO AC Characterization Fmax, Vmin / Vmax Stack Power / Thermal Logic, edram, and ISIO Performance Measurements 11
12 Global Clock Period edram and ISIO Performance Test edram, logic, etc. is 100 % tested through TSV, ISIO, C2C interconnects, Prestack for KGS 400ps FAIL 500ps PASS 600ps 0.8V 0.9V 1.0V 1.1V 1.2V 1.3V V DD Fmax = 2.2 GHz, Vrange =.7v to 1.4v 12 12
13 Dynamic Power and Thermal Monitoring Active Probe Card monitors die Thermal and Power Sensors dynamically Active MEMS Probe enables Very Fast Response Time for Power Switching, Voltage Regulation, and Clock Controls Flexible for Adaptive Test, Sequential Testing, and Chip Test Partitioning Instant Temperature Control by Active Probe Card reducing switching activity Temperature Rise due to high switching activity Example of a thermal 13 map during testing
14 Circuit Delay Change (%) Due to Power Dissipation Performance Variation Localization Performance variation can be quickly measured and isolated with Active MEMS probe measurement systems for AC yield learning at wafer test Chip edram Chip edram Chip edram 14 Relative Location of Performance Sensor/circuitry on the DUT 14
15 Summary Bonded MEMS Probes to a thin Active Die with TSV, attached to a complex space transformer stack to form a fully functional probe card Demonstrated full DC and AC functional testing on 3D chips with 50µm pitch µpillars at the Wafer Level 15
16 Acknowledgements Gary Maier / IBM SRDC project lead, test development Matt Wordeman / IBM Research 3D Circuit Design, Architect Joel Silberman / IBM Research 3D Floor Planning, Physical Design, Simulation Van Thanh Truong / IBM Bromont Packaging, probe BA Luc Guerin / IBM Bromont Packaging, probe BA Thuy Tran Quinn / IBM 3D wafer finishing ( probe, test wafer ) Eric Perfecto / IBM Chip Interconnect development Katsuyuki Sakuma / IBM Packaging, Probe BA R & D Michael Gaynes / IBM Under Fill Research Steve Wright / IBM Probe, SOC, 3D Integration Research Hsiang Liu / IBM Construction Analysis Norman Robson Dan Berger Subu Iyer Robert Smith / AAI Technical Lead Florent Cros / AAI Sr. Manager Process Integration Lakshmikanth Namburi / AAI Sr. Director of R&D Yong Hong / AAI Probe Applications Engineering Manager Ting Hu / AAI Sr. Design Engineer Feng Lo / Lithography Manager Michael Chang / R&D Engineer Shahram Mehdizadeh / Sr. Plating Engineer Jane Tran / Packaging Engineer AAI Manufacturing & Quality Teams Greg Medrick / AAI General Manager, Advanced Probe Cards 16
A Fine Pitch MEMS Probe Card with Built in Ac8ve Device for 3D IC Test
A Fine Pitch MEMS Probe Card with Built in Ac8ve Device for 3D IC Test Lakshmikanth Namburi Florent Cros Yong Hong Ting Hu Robert Smith ADVANTEST Gary Maier Van Thanh Truong Hsichang Liu Katsuyuki Sakuma
More information3D Integration & Packaging Challenges with through-silicon-vias (TSV)
NSF Workshop 2/02/2012 3D Integration & Packaging Challenges with through-silicon-vias (TSV) Dr John U. Knickerbocker IBM - T.J. Watson Research, New York, USA Substrate IBM Research Acknowledgements IBM
More informationTest and Measurement Challenges for 3D IC Development. R. Robertazzi IBM Research
Test and Measurement Challenges for 3D IC Development R. Robertazzi IBM Research PFA Bill Price. Pete Sorce. John Ott. David Abraham. Pavan Samudrala Digital Test Kevin Stawaisz. TEL P12 Prober Glen Lansman,
More informationHigh performance HBM Known Good Stack Testing
High performance HBM Known Good Stack Testing FormFactor Teradyne Overview High Bandwidth Memory (HBM) Market and Technology Probing challenges Probe solution Power distribution challenges PDN design Simulation
More informationTSV Test. Marc Loranger Director of Test Technologies Nov 11 th 2009, Seoul Korea
TSV Test Marc Loranger Director of Test Technologies Nov 11 th 2009, Seoul Korea # Agenda TSV Test Issues Reliability and Burn-in High Frequency Test at Probe (HFTAP) TSV Probing Issues DFT Opportunities
More informationLow Force MEMS Probe Solution for Full Wafer Single Touch Test
Matt Losey Yohannes Desta Melvin Khoo Lakshmikanth Namburi Georg Aigeldinger Touchdown Technologies Low Force MEMS Probe Solution for Full Wafer Single Touch Test June 6 to 9, 2010 San Diego, CA USA Towards
More informationTesting Principle Verification Testing
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES Test Process and Test Equipment Overview Objective Types of testing Verification testing Characterization testing Manufacturing testing Acceptance
More informationVerification of Singulated HBM2 stacks with Die Level Handler. Dave Armstrong Toshiyuki Kiyokawa Quay Nhin
Verification of Singulated HBM2 stacks with Die Level Handler Dave Armstrong Toshiyuki Kiyokawa Quay Nhin Abstract Background only will delete on final material High-Bandwidth-Memory continues to evolve
More informationLecture 2 VLSI Testing Process and Equipment
Lecture 2 VLSI Testing Process and Equipment Motivation Types of Testing Test Specifications and Plan Test Programming Test Data Analysis Automatic Test Equipment Parametric Testing Summary VLSI Test:
More informationMulti-Die Packaging How Ready Are We?
Multi-Die Packaging How Ready Are We? Rich Rice ASE Group April 23 rd, 2015 Agenda ASE Brief Integration Drivers Multi-Chip Packaging 2.5D / 3D / SiP / SiM Design / Co-Design Challenges: an OSAT Perspective
More informationReview of New, Flexible MEMS Technology to Reduce Cost of Test for Multi-site Wire Bond Applications
Review of New, Flexible MEMS Technology to Reduce Cost of Test for Multi-site Wire Bond Applications Dan Stillman Texas Instruments Ben Eldridge FormFactor Overview Project Background & Objective Probe
More informationAbout the Instructor
About the Instructor Kwang-Ting (Tim) Cheng PhD, 1988, Univ. of California, Berkeley 1988-1993: AT&T Bell Labs 1993-Present: Professor, Dept. of ECE, Univ. of California, Santa Barbara 1999-2002: Director,
More informationEECS 598: Integrating Emerging Technologies with Computer Architecture. Lecture 10: Three-Dimensional (3D) Integration
1 EECS 598: Integrating Emerging Technologies with Computer Architecture Lecture 10: Three-Dimensional (3D) Integration Instructor: Ron Dreslinski Winter 2016 University of Michigan 1 1 1 Announcements
More informationHigh Parallelism Memory Test Advances based on MicroSpring Contact Technology
High Parallelism Memory Test Advances based on MicroSpring Contact Technology Thomas Homorodi- Director of Marketing Robert Martin Technical Sales Eng. Southwest Test Workshop June 2001 Contents Introduction
More informationDFT-3D: What it means to Design For 3DIC Test? Sanjiv Taneja Vice President, R&D Silicon Realization Group
I N V E N T I V E DFT-3D: What it means to Design For 3DIC Test? Sanjiv Taneja Vice President, R&D Silicon Realization Group Moore s Law & More : Tall And Thin More than Moore: Diversification Moore s
More informationFunctional Testing of 0.3mm pitch Wafer Level Packages to Multi- GHz Speed made possible by Innovative Socket Technology
Functional Testing of 0.3mm pitch Wafer Level Packages to Multi- GHz Speed made possible by Innovative Socket Technology Ila Pal - Ironwood Electronics Introduction Today s electronic packages have high
More informationMAXIM INTEGRATED PRODUCTS
MAX149xxxP Rev. A RELIABILITY REPORT FOR MAX149xxxP PLASTIC ENCAPSULATED DEVICES October 13, 2004 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Written by Jim Pedicord Quality Assurance
More informationWafer Probe card solutions
Wafer Probe card solutions Innovative Solutions to Test Chips in the Semiconductor Industry Our long term experience in the electronic industry and our strong developing and process teams are inspired
More informationUpdate: Lambda project
Update: Lambda project Sabine Lange Detector Group DESY meeting, May 29-31, 2012 s1 Lambda project About Lambda: 2 x 6 3 chips (~28 x 85mm) high frame rate (8 read out lines, 2kHz readout) 10 gigabit Ethernet
More informationQuilt Packaging For Power Electronics
Quilt Packaging For Power Electronics 21 March 2013 Jason M. Kulick President, Co-Founder Indiana Integrated Circuits, LLC Overview Introduction Quilt Packaging (QP) technology Concept Examples Advantages
More informationWafer Level Packaging The Promise Evolves Dr. Thomas Di Stefano Centipede Systems, Inc. IWLPC 2008
Wafer Level Packaging The Promise Evolves Dr. Thomas Di Stefano Centipede Systems, Inc. IWLPC 2008 / DEVICE 1.E+03 1.E+02 1.E+01 1.E+00 1.E-01 1.E-02 1.E-03 1.E-04 1.E-05 1.E-06 1.E-07 Productivity Gains
More informationAdvance Low Force Probe cards Used on Solder Flip Chip Devices. Daniel Stillman Texas Instruments Kevin Hughes FormFactor
Advance Low Force Probe cards Used on Solder Flip Chip Devices Daniel Stillman Texas Instruments Kevin Hughes FormFactor Overview Probe Solution Requirements Material Properties and Performance Production
More information3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA
3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA OUTLINE 3D Application Drivers and Roadmap 3D Stacked-IC Technology 3D System-on-Chip: Fine grain partitioning Conclusion
More informationWafer Probe card solutions
Wafer Probe card solutions Innovative Solutions to Test Chips in the Semiconductor Industry Our long term experience in the electronic industry and our strong developing and process teams are inspired
More informationRolling Up Solutions of Wafer Probing Technologies Joey Wu
Rolling Up Solutions of Wafer Probing Technologies Joey Wu Manager, Global Marketing Drivers of Semiconductor Industry Source: Yole, 2016 Source: Yole, 2016 Source: Yole, 2016 Source: Yole, 2016 Form-factor
More informationNon-contact Test at Advanced Process Nodes
Chris Sellathamby, J. Hintzke, B. Moore, S. Slupsky Scanimetrics Inc. Non-contact Test at Advanced Process Nodes June 8-11, 8 2008 San Diego, CA USA Overview Advanced CMOS nodes are a challenge for wafer
More informationPin Configuration and Selector Guide appear at end of data sheet. Typical Operating Circuits
Rev 2; 4/08 106.25MHz/212.5MHz/425MHz General Description The DS4106, DS4212, and DS4425 ceramic surfacemount crystal oscillators are part of Maxim s DS4-XO series of crystal oscillators. These devices
More informationRELIABILITY REPORT FOR PLASTIC ENCAPSULATED DEVICES MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086
MAX726xCK Rev. A RELIABILITY REPORT FOR MAX726xCK PLASTIC ENCAPSULATED DEVICES June 20, 2003 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Written by Reviewed by Jim Pedicord Quality
More informationTesting High Speed Memory Interface: A case for FPGA based Test systems?
a g 3000.0 2500.0 2000.0 1500.0 1000.0 500.0 0.00-500.0-1000.0-1500.0 Design file: MSFT DIFF CLOCK WITH TERMINATORREV2.FFS Designer: Microsoft HyperLynx V8.0 Comment: 650MHz at clk input, J10, fixture
More informationImpact of DFT Techniques on Wafer Probe
Impact of DFT Techniques on Wafer Probe Ron Leckie, CEO, INFRASTRUCTURE ron@infras.com Co-author: Charlie McDonald, LogicVision charlie@lvision.com The Embedded Test Company TM Agenda INFRASTRUCTURE Introduction
More information3D-IC is Now Real: Wide-IO is Driving 3D-IC TSV. Samta Bansal and Marc Greenberg, Cadence EDPS Monterey, CA April 5-6, 2012
3D-IC is Now Real: Wide-IO is Driving 3D-IC TSV Samta Bansal and Marc Greenberg, Cadence EDPS Monterey, CA April 5-6, 2012 What the fuss is all about * Source : ECN Magazine March 2011 * Source : EDN Magazine
More informationBurn-in & Test Socket Workshop WELCOME. March 2-5, 2003 Hilton Phoenix East / Mesa Hotel Mesa, Arizona
Burn-in & Test Socket Workshop WELCOME March 2-5, 2003 Hilton Phoenix East / Mesa Hotel Mesa, Arizona Sponsored By The IEEE Computer Society Test Technology Technical Council tttc COPYRIGHT NOTICE The
More informationMAXIM INTEGRATED PRODUCTS
MAX8510EXKxx Rev. B RELIABILITY REPORT FOR MAX8510EXKxx PLASTIC ENCAPSULATED DEVICES July 11, 2006 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Written by Reviewed by Jim Pedicord
More informationIntroduction to Wafer Level Burn-In. William R. Mann General Chairman Southwest Test Workshop
Introduction to Wafer Level Burn-In William R. Mann General Chairman Southwest Test Workshop Outline Conventional Burn In and Problems Wafer Level BI Driving Factors Initial Die Level BI Technical Challenges
More informationSY89645L. General Description. Features. Block Diagram. Applications. Markets. Precision Low Skew, 1-to-4 LVCMOS/LVTTL-to-LVDS Fanout Buffer
Precision Low Skew, 1-to-4 LVCMOS/LVTTL-to-LVDS Fanout Buffer General Description The is a 3.3V, fully differential, low skew, 1:4 LVDS fanout buffer that accepts LVTTL or LVCMOS inputs. It is capable
More informationKatana RFx: A New Technology for Testing High Speed RF Applications Within TI
Katana RFx: A New Technology for Testing High Speed RF Applications Within TI Compan Logo Probe Test Solutions Manager Overview Introduction Objectives Procedures Results Summary Follow-On Work 2 Introduction
More informationThere is a paradigm shift in semiconductor industry towards 2.5D and 3D integration of heterogeneous parts to build complex systems.
Direct Connection and Testing of TSV and Microbump Devices using NanoPierce Contactor for 3D-IC Integration There is a paradigm shift in semiconductor industry towards 2.5D and 3D integration of heterogeneous
More informationStacked Silicon Interconnect Technology (SSIT)
Stacked Silicon Interconnect Technology (SSIT) Suresh Ramalingam Xilinx Inc. MEPTEC, January 12, 2011 Agenda Background and Motivation Stacked Silicon Interconnect Technology Summary Background and Motivation
More informationTotal Inspection Solutions Ensuring Known-Good 3DIC Package. Nevo Laron, Camtek USA, Santa Clara, CA
Total Inspection Solutions Ensuring Known-Good 3DIC Package Nevo Laron, Camtek USA, Santa Clara, CA Density Packaging Trends vs. Defect Costs Functionality Package Yield 3DIC yield statistics 101 1.00
More informationMAXIM INTEGRATED PRODUCTS
MAX6628MKA Rev. A RELIABILITY REPORT FOR MAX6628MKA PLASTIC ENCAPSULATED DEVICES September 30, 2003 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Written by Reviewed by Jim Pedicord
More informationQuilt Packaging Microchip Interconnect Technology
Quilt Packaging Microchip Interconnect Technology 18 November 2012 Jason M. Kulick President, Co-Founder Indiana Integrated Circuits, LLC Overview Introduction to IIC Quilt Packaging (QP) Concept Electrical
More informationA Test-Setup for Probe-Card Characterization
Contents A test-setup for probe card characterization under Background production-like / Motivation operating conditions Third level 16pt Fourth level 14pt Michael Horn, Stephan Fuchs» Fifth level 12pt
More informationRELIABILITY REPORT FOR MAX2055EUP PLASTIC ENCAPSULATED DEVICES. April 2, 2004 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086
MAX2055EUP Rev. A RELIABILITY REPORT FOR MAX2055EUP PLASTIC ENCAPSULATED DEVICES April 2, 2004 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Written by Reviewed by Jim Pedicord Quality
More informationProbing 25µm-diameter micro-bumps for Wide-I/O 3D SICs
The International Magazine for the Semiconductor Packaging Industry Volume 18, Number 1 January February 2014 Probing 25µm-diameter micro-bumps for Wide-I/O 3D SICs Page 20 3D ICs The future of interposers
More informationPanel Discussion Chair: Michael Huebner
Panel Discussion Chair: Michael Huebner FormFactor Inc. Panel members Panel Discussion Mark Ojeda (Spansion/Cypress) Panel: I/II Rey Rincon (Freescale) Panel: II Al Wegleitner (TI) Panel: I/II Clark Liu
More informationInterconnect Challenges in a Many Core Compute Environment. Jerry Bautista, PhD Gen Mgr, New Business Initiatives Intel, Tech and Manuf Grp
Interconnect Challenges in a Many Core Compute Environment Jerry Bautista, PhD Gen Mgr, New Business Initiatives Intel, Tech and Manuf Grp Agenda Microprocessor general trends Implications Tradeoffs Summary
More informationLecture 20: Package, Power, and I/O
Introduction to CMOS VLSI Design Lecture 20: Package, Power, and I/O David Harris Harvey Mudd College Spring 2004 1 Outline Packaging Power Distribution I/O Synchronization Slide 2 2 Packages Package functions
More informationImpact of Embedded Capacitance on Test Socket and Test Board Performance Michael Giesler, 3M, Alexander Barr, 3M Yoshihisa Kawate,
Impact of Embedded Capacitance on Test Socket and Test Board Performance Michael Giesler, 3M, msgiesler@mmm.com Alexander Barr, 3M Yoshihisa Kawate, Sumitomo-3M Yuichi Tsubaki, Sumitomo-3M Silicon Valley
More informationHigh Volume Manufacturing Supply Chain Ecosystem for 2.5D HBM2 ASIC SiPs
Open-Silicon.com 490 N. McCarthy Blvd, #220 Milpitas, CA 95035 408-240-5700 HQ High Volume Manufacturing Supply Chain Ecosystem for 2.5D HBM2 ASIC SiPs Open-Silicon Asim Salim VP Mfg. Operations 20+ experience
More informationMAXIM INTEGRATED PRODUCTS
MAX2720EUP Rev. A RELIABILITY REPORT FOR MAX2720EUP PLASTIC ENCAPSULATED DEVICES March 25, 2004 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Written by Reviewed by Jim Pedicord Quality
More informationRELIABILITY REPORT FOR. MAX485ExxA PLASTIC ENCAPSULATED DEVICES. November 19, 2002 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086
MAX485ExxA Rev. A RELIABILITY REPORT FOR MAX485ExxA PLASTIC ENCAPSULATED DEVICES November 19, 2002 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Written by Reviewed by Jim Pedicord
More informationEE434 ASIC & Digital Systems Testing
EE434 ASIC & Digital Systems Testing Spring 2015 Dae Hyun Kim daehyun@eecs.wsu.edu 1 Introduction VLSI realization process Verification and test Ideal and real tests Costs of testing Roles of testing A
More informationENG04057 Teste de Sistema Integrados. Prof. Eric Ericson Fabris (Marcelo Lubaszewski)
ENG04057 Teste de Sistema Integrados Prof. Eric Ericson Fabris (Marcelo Lubaszewski) Março 2011 Slides adapted from ABRAMOVICI, M.; BREUER, M.; FRIEDMAN, A. Digital Systems Testing and Testable Design.
More informationT1/E1 CLOCK MULTIPLIER. Features
DATASHEET ICS548-05 Description The ICS548-05 is a low-cost, low-jitter, high-performace clock synthesizer designed to produce x16 and x24 clocks from T1 and E1 frequencies. Using IDT s patented analog/digital
More informationIC Testing and Development in Semiconductor Area
IC Testing and Development in Semiconductor Area Prepare by Lee Zhang, 2004 Outline 1. Electronic Industry Development 2. Semiconductor Industry Development 4Electronic Industry Development Electronic
More informationDriving 3D Chip and Circuit Board Test Into High Gear
Driving 3D Chip and Circuit Board Test Into High Gear Al Crouch ASSET InterTech, Inc. Emerging Standards and 3D Chip Test Taken independently, the pending ratification of one IEEE standard and the recent
More informationFeatures. Applications
3.3V Ultra-Precision 1:4 LVDS Fanout Buffer/Translator with Internal Termination General Description The is a 3.3V, high-speed 2GHz differential low voltage differential swing (LVDS) 1:4 fanout buffer
More informationNovember 11, 2009 Chang Kim ( 김창식 )
Test Cost Challenges November 11, 2009 Chang Kim ( 김창식 ) 1 2 Where we are!!! Number of Die per wafer exponentially increasing!! Bigger Wafer Diameter 150mm 200mm 300mm 450mm 2000 2005 2010 2015 1985 1990
More informationUNIT IV CMOS TESTING
UNIT IV CMOS TESTING 1. Mention the levels at which testing of a chip can be done? At the wafer level At the packaged-chip level At the board level At the system level In the field 2. What is meant by
More informationSpring Probes and Probe Cards for Wafer-Level Test. Jim Brandes Multitest. A Comparison of Probe Solutions for an RF WLCSP Product
AND, AT THE WAFER LEVEL For many in the industry, performing final test at the wafer level is still a novel idea. While providing some much needed solutions, it also comes with its own set of challenges.
More information3D systems-on-chip. A clever partitioning of circuits to improve area, cost, power and performance. The 3D technology landscape
Edition April 2017 Semiconductor technology & processing 3D systems-on-chip A clever partitioning of circuits to improve area, cost, power and performance. In recent years, the technology of 3D integration
More informationARCHIVE Françoise von Trapp Editorial Director 3D InCites ABSTRACT
2010 Invited Speaker ARCHIVE 2010 RISING TO THE 3D TSV TEST CHALLENGE: WILL YOU BE READY? by Françoise von Trapp Editorial Director 3D InCites 3D ABSTRACT integration is not a novel concept. Veterans in
More informationHigh and Low Temperature Wafer Probing Challenges
High and Low Temperature Wafer Probing Challenges Presenters: Authors: Wei Liang Sio Emanuele Bertarelli Yah Ean Koh Overview Motivation Probing challenges at high/low temperatures Production probing issues
More informationPhysical Implementation
CS250 VLSI Systems Design Fall 2009 John Wawrzynek, Krste Asanovic, with John Lazzaro Physical Implementation Outline Standard cell back-end place and route tools make layout mostly automatic. However,
More information3D profiler for contactless probe card inspection. Rob Marcelis
3D profiler for contactless probe card inspection Rob Marcelis 1 Content Introduction Objectives Challenges Basics DOE Results Data transformation Advantages/disadvantages Summary conclusions Follow up
More informationMAXIM INTEGRATED PRODUCTS
MAX3089ExxD Rev. A RELIABILITY REPORT FOR MAX3089ExxD PLASTIC ENCAPSULATED DEVICES June 20, 2003 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Written by Reviewed by Jim Pedicord Quality
More informationMaterial technology enhances the density and the productivity of the package
Material technology enhances the density and the productivity of the package May 31, 2018 Toshihisa Nonaka, Ph D. Packaging Solution Center Advanced Performance Materials Business Headquarter Hitachi Chemical
More information2.5V, 3.2Gbps, DIFFERENTIAL 4:1 LVDS MULTIPLEXER WITH INTERNAL INPUT TERMINATION
2.5V, 3.2Gbps, DIFFERENTIAL 4:1 LVDS MULTIPLEXER WITH TERNAL PUT TERMATION FEATURES Selects among four differential inputs Guaranteed AC performance over temp and voltage: DC-to > 3.2Gbps data rate throughput
More informationECE 5745 Complex Digital ASIC Design Topic 7: Packaging, Power Distribution, Clocking, and I/O
ECE 5745 Complex Digital ASIC Design Topic 7: Packaging, Power Distribution, Clocking, and I/O Christopher Batten School of Electrical and Computer Engineering Cornell University http://www.csl.cornell.edu/courses/ece5745
More information3D technology for Advanced Medical Devices Applications
3D technology for Advanced Medical Devices Applications By, Dr Pascal Couderc,Jerome Noiray, Dr Christian Val, Dr Nadia Boulay IMAPS MEDICAL WORKSHOP DECEMBER 4 & 5,2012 P.COUDERC 3D technology for Advanced
More informationProbing solutions and inherent customization to enable advanced copper-based 3D integration schemes
Probing solutions and inherent customization to enable advanced copperbased 3D integration schemes Dongpill Yang, SEC Jungwoo Sung, SEC, Technoprobe Raffaele Vallauri, Technoprobe DongHun Lee, Technoprobe
More information2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features
DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) input pairs and
More informationThermal Management Challenges in Mobile Integrated Systems
Thermal Management Challenges in Mobile Integrated Systems Ilyas Mohammed March 18, 2013 SEMI-THERM Executive Briefing Thermal Management Market Visions & Strategies, San Jose CA Contents Mobile computing
More informationMAXIM INTEGRATED PRODUCTS
MAX3088xxA Rev. A RELIABILITY REPORT FOR MAX3088xxA PLASTIC ENCAPSULATED DEVICES February 26, 2003 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Written by Reviewed by Jim Pedicord
More informationMAXIM INTEGRATED PRODUCTS
MAX1619MEE Rev. A RELIABILITY REPORT FOR MAX1619MEE PLASTIC ENCAPSULATED DEVICES October 17, 2003 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Written by Reviewed by Jim Pedicord Quality
More informationSMAFTI Package Technology Features Wide-Band and Large-Capacity Memory
SMAFTI Package Technology Features Wide-Band and Large-Capacity Memory KURITA Yoichiro, SOEJIMA Koji, KAWANO Masaya Abstract and NEC Corporation have jointly developed an ultra-compact system-in-package
More informationMAXIM INTEGRATED PRODUCTS
MAX542xxxD Rev. B RELIABILITY REPORT FOR MAX542xxxD PLASTIC ENCAPSULATED DEVICES June 14, 2002 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Written by Reviewed by Jim Pedicord Quality
More informationTechnical Note. Design Considerations when using NOR Flash on PCBs. Introduction and Definitions
Technical Note Design Considerations when using NOR Flash on PCBs Introduction and Definitions TN-13-30: NOR Flash Memory: PCB Design Considerations Introduction and Definitions Table 1: Definitions Term
More informationZL40223 Precision 2:8 LVDS Fanout Buffer with Glitchfree Input Reference Switching and On-Chip Input Termination Data Sheet
Features Inputs/Outputs Accepts two differential or single-ended inputs LVPECL, LVDS, CML, HCSL, LVCMOS Glitch-free switching of references On-chip input termination and biasing for AC coupled inputs Eight
More information2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET
DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) or LVDS input pairs
More informationPI6C557-01BQ. PCIe 3.0 Clock Generator with 1 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TQFN) Block Diagram
s Features ÎÎPCIe 3.0 compliant à à Phase jitter - 0.45ps RMS (High Freq. Typ.) ÎÎLVDS compatible output ÎÎSupply voltage of 3.3V ±10% ÎÎ25MHz crystal or clock input frequency ÎÎHCSL outputs, 0.8V Current
More information3D TECHNOLOGIES: SOME PERSPECTIVES FOR MEMORY INTERCONNECT AND CONTROLLER
3D TECHNOLOGIES: SOME PERSPECTIVES FOR MEMORY INTERCONNECT AND CONTROLLER CODES+ISSS: Special session on memory controllers Taipei, October 10 th 2011 Denis Dutoit, Fabien Clermidy, Pascal Vivet {denis.dutoit@cea.fr}
More informationPhysical Design Implementation for 3D IC Methodology and Tools. Dave Noice Vassilios Gerousis
I NVENTIVE Physical Design Implementation for 3D IC Methodology and Tools Dave Noice Vassilios Gerousis Outline 3D IC Physical components Modeling 3D IC Stack Configuration Physical Design With TSV Summary
More informationRecent IoT/Automotive device Trends and testing challenges Presented To: SiP Conference China 2018 Presented By: Kotaro HASEGAWA
Recent IoT/Automotive device Trends and testing challenges Presented To: SiP Conference China 2018 Presented By: Kotaro HASEGAWA 2018/10/19 All Rights Reserved - ADVANTEST CORPORATION 1 IoT Market Trend
More informationXilinx SSI Technology Concept to Silicon Development Overview
Xilinx SSI Technology Concept to Silicon Development Overview Shankar Lakka Aug 27 th, 2012 Agenda Economic Drivers and Technical Challenges Xilinx SSI Technology, Power, Performance SSI Development Overview
More informationPackaging for parallel optical interconnects with on-chip optical access
Packaging for parallel optical interconnects with on-chip optical access I. INTRODUCTION Parallel optical interconnects requires the integration of lasers and detectors directly on the CMOS chip. In the
More informationAdvancing high performance heterogeneous integration through die stacking
Advancing high performance heterogeneous integration through die stacking Suresh Ramalingam Senior Director, Advanced Packaging European 3D TSV Summit Jan 22 23, 2013 The First Wave of 3D ICs Perfecting
More informationRELIABILITY REPORT FOR MAX3864ESA PLASTIC ENCAPSULATED DEVICES. November 28, 2001 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086
MAX3864ESA Rev. A RELIABILITY REPORT FOR MAX3864ESA PLASTIC ENCAPSULATED DEVICES November 28, 2001 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Written by Reviewed by Jim Pedicord
More informationl Some materials from various sources! Soma 1! l Apply a signal, measure output, compare l 32-bit adder test example:!
Acknowledgements! Introduction and Overview! Mani Soma! l Some materials from various sources! n Dr. Phil Nigh, IBM! n Principles of Testing Electronic Systems by S. Mourad and Y. Zorian! n Essentials
More informationMAXIM INTEGRATED PRODUCTS
MAX1788EUI Rev. B RELIABILITY REPORT FOR MAX1788EUI PLASTIC ENCAPSULATED DEVICES November 3, 2008 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Written by Ken Wendel Quality Assurance
More informationMAXIM INTEGRATED PRODUCTS
MAX6106EUR Rev. A RELIABILITY REPORT FOR MAX6106EUR PLASTIC ENCAPSULATED DEVICES February 14, 2003 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Written by Reviewed by Jim Pedicord
More informationZL40218 Precision 1:8 LVDS Fanout Buffer
Precision 1:8 LVDS Fanout Buffer Data Sheet Features Inputs/Outputs Accepts differential or single-ended input LVPECL, LVDS, CML, HCSL, LVCMOS Eight precision LVDS outputs Operating frequency up to 750
More informationMAXIM INTEGRATED PRODUCTS
MAX358xxE Rev. A RELIABILITY REPORT FOR MAX358xxE PLASTIC ENCAPSULATED DEVICES June 5, 2003 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Written by Reviewed by Jim Pedicord Quality
More informationMicroprobing with the Fine-Pitch Active Probe
Microprobing with the Fine-Pitch Active Probe A guide to using the Fine-Pitch Active Probe and the Fine-Pitch Dual Positioner for applications where handheld probes are not suitable. This application note
More informationApplication Note. Pyramid Probe Cards
Application Note Pyramid Probe Cards Innovating Test Technologies Pyramid Probe Technology Benefits Design for Test Internal pads, bumps, and arrays High signal integrity Rf and DC on same probe card Small
More information3.3V, 3.2Gbps DIFFERENTIAL 4:1 LVDS MULTIPLEXER with INTERNAL INPUT TERMINATION
3.3V, 3.2Gbps DIFFERENTIAL 4:1 LVDS MULTIPLEXER with TERNAL PUT TERMATION FEATURES Selects among four differential inputs Guaranteed AC performance over temp and voltage: DC-to > 3.2Gbps data rate throughput
More informationMAXIM INTEGRATED PRODUCTS
MAX3378EEUD Rev. A RELIABILITY REPORT FOR MAX3378EEUD PLASTIC ENCAPSULATED DEVICES March 6, 2003 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Written by Reviewed by Jim Pedicord Quality
More informationFeatures MIC2551A VBUS R S. 1.5k D+ D GND VM D SPD SUS GND. Typical Application Circuit
MIC2551 USB Transceiver General Description The MIC2551 is a single chip transceiver that complies with the physical layer specifications of the Universal Serial Bus (USB) 2.0. It supports both full speed
More informationHSP Histogrammer/Accumulating Buffer. Features. Applications. Ordering Information. Block Diagram FN Data Sheet July 2004
HSP48410 Data Sheet July 2004 FN3185.3 Histogrammer/Accumulating Buffer The Intersil HSP48410 is an 84 lead Histogrammer IC intended for use in image and signal analysis. The on-board memory is configured
More informationTechSearch International, Inc.
Silicon Interposers: Ghost of the Past or a New Opportunity? Linda C. Matthew TechSearch International, Inc. www.techsearchinc.com Outline History of Silicon Carriers Thin film on silicon examples Multichip
More information