ByteBlaster II Parallel Port Download Cable

Similar documents
ByteBlaster II Download Cable User Guide

USB BitJetLite Download Cable

MasterBlaster Serial/USB Communications Cable User Guide

BitBlaster Serial Download Cable

ByteBlaster II Download Cable User Guide

Intel FPGA USB Download Cable User Guide

Intel FPGA USB Download Cable User Guide

Design Verification Using the SignalTap II Embedded

Intel FPGA Download Cable II User Guide

Figure 1. Device Package Ordering Information for Stratix, Stratix GX, Cyclone, APEX 20KC, APEX II, Mercury & Excalibur Devices EP1S 25 F 780 C 5 N

Section II. Software Settings

Using the Serial FlashLoader With the Quartus II Software

Configuring Cyclone FPGAs

White Paper Configuring the MicroBlaster Passive Serial Software Driver

Using the Nios Development Board Configuration Controller Reference Designs

Estimating Nios Resource Usage & Performance

Configuration Devices for

5. Configuration Devices for SRAM-Based LUT Devices Data Sheet

Introduction. Design Hierarchy. FPGA Compiler II BLIS & the Quartus II LogicLock Design Flow

AN423: Configuring the MicroBlaster Passive Serial Software Driver

Enhanced Configuration Devices

Cyclone II FPGA Family

4. Configuration Devices for SRAM-Based LUT Devices Data Sheet

Configuring SRAM-Based LUT Devices

Stratix FPGA Family. Table 1 shows these issues and which Stratix devices each issue affects. Table 1. Stratix Family Issues (Part 1 of 2)

DSP Development Kit, Stratix II Edition

5. Configuring Cyclone FPGAs

AN 523: Cyclone III Devices Configuration Interface Guidelines with EPCS Devices

Configuration Devices

Artisan Technology Group is your source for quality new and certified-used/pre-owned equipment

Enhanced Configuration Devices

Implementing LED Drivers in MAX Devices

9. Configuration, Design Security, and Remote System Upgrades in Arria II Devices

Using MAX II & MAX 3000A Devices as a Microcontroller I/O Expander

13. Configuring Stratix & Stratix GX Devices

Configuration via Protocol (CvP) Implementation in Altera FPGAs User Guide

Simulating the ASMI Block in Your Design

Nios Soft Core Embedded Processor

Section I. FPGA Configuration Devices

10. Configuration, Design Security, and Remote System Upgrades in Stratix IV Devices

Nios Embedded Processor Development Board

Configuring APEX 20K, FLEX 10K & FLEX 6000 Devices

Simple Excalibur System

Active Serial Memory Interface

Nios II Embedded Design Suite 6.1 Release Notes

UTOPIA Level 2 Slave MegaCore Function

Toolflow for ARM-Based Embedded Processor PLDs

Nios Soft Core. Development Board User s Guide. Altera Corporation 101 Innovation Drive San Jose, CA (408)

Using VCS with the Quartus II Software

Using MAX 3000A Devices as a Microcontroller I/O Expander

Configuration Handbook, Volume 2

Using the Parallel Flash Loader with the Quartus II Software

SameFrame Pin-Out Design for FineLine BGA Packages

4. Configuring Cyclone II Devices

9. SEU Mitigation in Cyclone IV Devices

Connecting Spansion SPI Serial Flash to Configure Altera FPGAs

Real-Time ISP and ISP Clamp for Altera CPLDs

Section 3. System Integration

DSP Development Kit, Stratix & Stratix Professional Edition Getting Started User Guide

POS-PHY Level 4 MegaCore Function

Implementing LED Drivers in MAX and MAX II Devices. Introduction. Commercial LED Driver Chips

Enhanced Configuration Devices

9. Configuration, Design Security, and Remote System Upgrades in Stratix V Devices

Video and Image Processing Suite

Intel Cyclone 10 LP Device Family Pin Connection Guidelines

Stratix II FPGA Family

DDR & DDR2 SDRAM Controller

DDR & DDR2 SDRAM Controller

FPGAs Provide Reconfigurable DSP Solutions

Matrices in MAX II & MAX 3000A Devices

AN 370: Using the Serial FlashLoader with the Quartus II Software

Excalibur Solutions Using the Expansion Bus Interface. Introduction. EBI Characteristics

El Camino Training - Engineering - Consultancy

AN822: Intel Configuration Device Migration Guideline

5. Using MAX V Devices in Multi-Voltage Systems

11. Configuring Arria GX Devices

Implementing LVDS in Cyclone Devices

Arria II GX FPGA Development Board

Simulating the PCI MegaCore Function Behavioral Models

AN822: Intel FPGA Configuration Device Migration Guideline

Using Flexible-LVDS Circuitry in Mercury Devices

Quad-Serial Configuration (EPCQ) Devices Datasheet

14. Using Altera Enhanced Configuration Devices

Using the Serial FlashLoader with the Quartus II Software

AN 547: Putting the MAX II CPLD in Hibernation Mode to Achieve Zero Standby Current

altshift_taps Megafunction User Guide

4. Serial Configuration Devices (EPCS1, EPCS4, EPCS16, & EPCS64) Features

Error Correction Code (ALTECC_ENCODER and ALTECC_DECODER) Megafunctions User Guide

Excalibur Solutions DPRAM Reference Design

PCI Express Compiler. System Requirements. New Features & Enhancements

Nios II Embedded Design Suite 7.1 Release Notes

Supporting Custom Boards with DSP Builder

Using MicroC/OS-II RTOS with the Nios II Processor Tutorial Preliminary Information

DDR & DDR2 SDRAM Controller Compiler

RapidIO MegaCore Function

Introduction. Synchronous vs. Asynchronous Memory. Converting Memory from Asynchronous to Synchronous for Stratix & Stratix GX Designs

DSP Builder. DSP Builder v6.1 Issues. Error When Directory Pathname is a Network UNC Path

QDR II SRAM Board Design Guidelines

Errata Sheet for Cyclone V Devices

Legacy SDRAM Controller with Avalon Interface

Transcription:

ByteBlaster II Parallel Port Download Cable December 2002, Version 1.0 Data Sheet Features Allows PC users to perform the following functions: Program MAX 9000, MAX 7000S, MAX 7000AE, MAX 7000B, MAX 3000A, advanced configuration (EPC2, EPC4, EPC8, and EPC16) and serial (EPCS) configuration devices in-system Configure Stratix TM, Stratix TM GX, Cyclone TM, APEX TM II, APEX 20K (including APEX 20K, APEX 20KE, and APEX 20KC), ACEX 1K, Mercury TM, FLEX 10K (including FLEX 10KA and FLEX 10KE), FLEX 8000, FLEX 6000, and Excalibur TM devices. Supports target systems using 5.0 V TTL, 3.3 V LVTTL/LVCMOS, and single-ended I/O standards from 3.3 V down to 1.8 V. Provides a fast and low-cost method for in-system programming Supported by the Altera Quartus II development software Interfaces with a standard 25-pin parallel port on PCs Uses a 10-pin circuit board connector, which is compatible with the ByteBlasterMV TM parallel port cable and BitBlaster TM serial download cable Supports SignalTap II logic analysis in the Quartus II software Functional Description The ByteBlaster II parallel port download cable (ordering code: PL-BYTEBLASTER2) interfaces to a standard PC parallel port (also known as an LPT port). This cable drives configuration data from the PC to Stratix, Stratix GX, Cyclone, APEX II, APEX 20K (including APEX 20K, APEX 20KE, and APEX 20KC), ACEX 1K, Mercury, Excalibur, FLEX 10K (including FLEX 10KA and FLEX 10KE), FLEX 8000, and FLEX 6000 devices, as well as programming data to MAX 9000, MAX 7000S, MAX 7000AE, MAX 7000B, MAX 3000A devices and EPC/EPCS configuration devices. Because design changes are downloaded directly to the device, prototyping is easy and multiple design iterations can be accomplished in quick succession. See Figure 1. 13 Tools Altera Corporation 1 DS-BYTEBLSTRII-1.0 L01-08739-00

Figure 1. ByteBlaster II Parallel Port Download Cable ByteBlaster II Download Modes The ByteBlaster II cable provides three download modes: Active Serial (AS) mode Used for programming serial (EPCS) configuration devices. Passive serial (PS) mode Used for configuring Stratix, Stratix GX, Cyclone, APEX II, APEX 20K, Mercury, ACEX 1K, Excalibur, FLEX 10K, FLEX 8000, and FLEX 6000 devices JTAG mode Industry-standard Joint Test Action Group (JTAG) interface for programming or configuring Stratix, Stratix GX, Cyclone, APEX II, APEX 20K, Mercury, ACEX 1K, Excalibur, FLEX 10K, MAX 9000, MAX 7000S, MAX 7000AE, MAX 7000B, and MAX 3000A devices, and EPC configuration devices. ByteBlaster II Connections The ByteBlaster II cable has a 25-pin male header that connects to the PC parallel port, and a 10-pin female plug that connects to the circuit board. Data is downloaded from the PC s parallel port through the ByteBlaster II cable to the circuit board via the connections discussed in this section. 2 Altera Corporation

1 The ByteBlaster II V CC pin must be connected to a specific voltage for the device being programmed (Table 1). Connect pull-up resistors to the same power supply as the ByteBlaster II V CC. Table 1. ByteBlaster II V CC Pin Voltage Requirements Family MAX 7000S MAX 7000AE, MAX 3000A MAX 7000B Stratix, Stratix GX, Cyclone FLEX 10K, FLEX 8000, FLEX 6000 FLEX 10KE FLEX 10KA, FLEX 6000A EPC2 EPC4, EPC8, EPC16 EPCS ByteBlaster II VCC Voltage Required 5 V 3.3 V 2.5 V As specified by V CCSEL 5 V 2.5 V 3.3 V 5 V or 3.3 V 3.3 V 3.3 V 13 ByteBlaster II Header & Plug Connections The 25-pin male header connects to a parallel port with a standard parallel cable. Table 2 identifies the pins and the download modes. Development Tools Table 2. ByteBlaster II 25-Pin Header Pin-Outs Pin AS Mode Signal PS Mode Signal JTAG Mode Signal 2 DCLK DCLK TCK 3 nconfig nconfig TMS 4 ncs 5 nce 8 ASDI DATA0 TDI 11 CONF_DONE CONF_DONE TDO 13 DATAOUT nstatus 15 nvcc Detect nvcc Detect nvcc detect 18 to 25 GND GND GND The 10-pin female plug connects to a 10-pin male header on the circuit board containing the target device(s). Figure 2 shows the dimensions of the female plug. Altera Corporation 3

Figure 2. ByteBlaster II 10-Pin Female Plug Dimensions Dimensions are shown in inches. The spacing between pin centers is 0.1 inch. 0.425 Typ. Color Strip 0.250 Typ. 1 2 3 4 5 6 7 8 9 10 0.100 Sq. 0.025 Sq. 0.700 Typ. 4 Altera Corporation

Table 3 identifies the 10-pin female plug s pin names for the corresponding download mode. Table 3. ByteBlaster II Female Plug s Pin s & Download Modes Pin AS Mode PS Mode JTAG Mode Signal Description Signal Description Signal 1 The circuit board must supply V CC and ground to the ByteBlaster II cable. Description 1 DCLK Clock Signal DCLK Clock signal TCK Clock signal 2 GND Signal Ground GND Signal ground GND Signal ground 3 CONF_DONE Configuration Done CONF_DONE Configuration Done TDO Data from device 4 VCC Power Supply VCC Power supply VCC Power supply 5 nconfig Configuration Control nconfig Configuration control TMS JTAG state machine control 6 nce Cyclone Chip Enable No connect No connect 7 DATAOUT Active Serial Data Out 8 ncs Serial Configuration Device Chip Select nstatus Configuration status No connect No connect No connect 9 ASDI Active Serial Data In DATA0 Data to device TDI Data to device 10 GND Signal Ground GND Signal ground GND Signal ground 13 Development Tools Circuit Board Header Connection The ByteBlaster II 10-pin female plug connects to a 10-pin male header on the circuit board. The 10-pin male header has two rows of five pins, which are connected to the device s programming or configuration pins. The ByteBlaster II cable receives power and downloads data via the male header. Figure 3 shows the dimensions of a typical 10-pin male header. Altera Corporation 5

Figure 3. 10-Pin Male Header Dimensions Dimensions are shown in inches. Top View 0.100 Side View 0.100 0.025 Sq. 0.235 Operating Conditions Tables 4 through 6 summarize the absolute maximum ratings, recommended operating conditions, and DC operating conditions for the ByteBlaster II cable. Table 4. ByteBlaster II Cable Absolute Maximum Ratings Symbol Parameter Conditions Min Max Unit V CC Supply voltage With respect to ground 0.5 7.0 V I I Input current -10.0 10.0 ma I o Output current -20.0 20.0 ma Table 5. ByteBlaster II Cable Recommended Operating Conditions Symbol Parameter Conditions Min Max Unit V CC Supply voltage, 5.0-V operation 4.5 5.5 V Supply voltage, 3.3-V operation 3.0 3.6 V Supply voltage, 2.5-V operation 2.375 2.625 V Supply voltage, 1.8-V operation 1.71 1.89 V 6 Altera Corporation

Table 6. ByteBlaster II Cable DC Operating Conditions Symbol Parameter Conditions Min Max Unit V IH High-level input voltage V CC = 5.5 V 2.32 V V CC = 3.6 V 1.53 V V CC = 2.625 V 1.11 V V CC = 1.89 V 0.80 V V IL Low-level input voltage V CC = 4.5 V 1.36 V V CC = 3.0 V 0.89 V V CC = 2.375 V 0.71 V V CC = 1.71 V 0.51 V V OH 5.0-V high-level output voltage V CC = 4.5 V, I OH =8mA 4.4 V 3.3-V high-level output voltage V CC = 3.0 V, I OH =4mA 2.9 V 2.5-V high-level output voltage V CC = 2.375 V, I OH = 2 ma 2.275 V 1.8-V high-level output voltage V CC = 1.71 V, I OH = 2 ma 1.61 V V OL 5.0-V low-level output voltage V CC = 5.5 V, I OL =8mA 0.125 V 3.3-V low-level output voltage V CC = 3.6 V, I OL =4mA 0.125 V 2.5-V low-level output voltage TTL load. V CC = 2.625 V, I OL =2mA 0.125 1.8-V low-level output voltage TTL load. V CC = 1.89 V, I OL =2mA 0.125 I CC Operating current (No Load) 50 ma Software Instructions Altera s Quartus II design software package provides the programmer function required to configure or program devices using the ByteBlaster II download cable. 13 Development Tools Quartus II Instructions To configure or program one or more devices with the ByteBlaster II cable and the Quartus II Programmer perform the following steps. f For a detailed explanation of the programming process, see the Tutorial section of the Quartus II Help system. 1. Compile a project. The Quartus II compiler generates either an SRAM object file (.sof) file, a Programmer Object File (.pof) or a JAM STAPL format file depending on the target device. 2. Attach the ByteBlaster II cable to a parallel port on the PC running the Quartus II software and insert the 10-pin female plug into the prototype system containing the target device. The board must supply power to the ByteBlaster II cable. Altera Corporation 7

1 A driver must be installed before using the ByteBlaster II cable with the Windows NT, Windows 2000 and Windows XP operating systems. For instructions on installing ByteBlaster II drivers, go to the ByteBlaster II and MasterBlaster Installation section in the Quartus II Installation and Licensing for PCs Manual. 3. Open the Quartus II programmer by selecting Programmer from the (Tools menu). Choose Setup in the Programming Hardware section. Specify the ByteBlaster II cable and the appropriate LPT port. Please see Changing Setup under the ByteBlaster II cable in the Quartus II software Help menu for more information. 4. Select either active serial, passive serial, or JTAG programming mode and then add the files and/or devices you want to program or configure using the add file or add device buttons to create a chain description file (.cdf). The programmer has three programming modes: active serial, passive serial, and JTAG. In active serial mode, a single EPCS POF is selected, and you can choose from several programming options. In passive serial mode, you select which SOFs to include in the device chain. In JTAG mode, you add specific devices and configuration devices to the device chain, in addition to POFs and SOFs, and you have several programming options for each configuration device in the chain. In JTAG mode, you can verify EPC configuration device contents against its programming file data, check that a device is blank, examine a programmed device and save its data to file, or use its data to program or verify another configuration device. You can perform these functions for EPCS configuration devices using active serial mode. 5. Click start in the Quartus II Programmer to program or configure the device(s). The ByteBlaster II cable downloads the data from the SOF and/or POF file(s) into the device(s). 1 For further information, refer to the tutorial section of the Quartus II Help. (Contact Altera for support if using the MAX+PLUS II software.) Conclusion Downloading configuration and programming data directly to the device via the ByteBlaster II cable allows designers to verify multiple design iterations in quick succession, thereby speeding the design cycle. 8 Altera Corporation

References For more information on configuration and in-system programmability (ISP), see the following sources: AN 39: IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices AN 95: In-System Programmability in MAX Devices AN 116: Configuring APEX 20K, FLEX 10K & FLEX 6000 Devices AN 208: Configuring Stratix & Stratix GX Devices AN 250: Configuring Cyclone FPGAs Serial Configuration Devices Data Sheet Search for ByteBlaster II, Programming a Single Device or Multiple Devices in JTAG or Passive Serial Chains with the MasterBlaster or ByteBlaster II, Configuration Scheme Description, Programmer Introduction, and Programming in the Quartus II Help system. 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: lit_req@altera.com Copyright 2002 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. ARM is a registered trademark of ARM Limited. ModelSim and Mentor Graphics are registered trademarks and LeonardoSpectrum, Exemplar Logic, and Model Technology are trademarks of Mentor Graphics Corporation. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. 9 Altera Corporation