Basic Analog Simulation in Cadence

Similar documents
Using Cadence Virtuoso, a UNIX based OrCAD PSpice like program, Remotely on a Windows Machine

AMS 0.18 µm PDK Setup and Cadence Tutorial Contributors

CS755 CAD TOOL TUTORIAL

Cadence Tutorial: Schematic Entry and Circuit Simulation of a CMOS Inverter

Cadence Tutorial 2: Layout, DRC/LVS and Circuit Simulation with Extracted Parasitics

Cadence Tutorial. Introduction to Cadence 0.18um, Implementation and Simulation of an inverter. A. Moradi, A. Miled et M. Sawan

Cadence Schematic Tutorial. EEE5320/EEE4306 Fall 2015 University of Florida ECE

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Andrew Mason and the AMSaC lab group.

Cadence Analog Circuit Tutorial

Revision Notes: July2004 Generate tutorial for single transistor analysis. Based on existing schematic entry tutorial developed for ECE410

EECE 285 VLSI Design. Cadence Tutorial EECE 285 VLSI. By: Kevin Dick Co-author: Jeff Kauppila Co-author: Dr. Arthur Witulski

Lab 1: Cadence Custom IC design tools- Setup, Schematic capture and simulation

S Exercise 1C Testing the Ring Oscillator

The original document link is

Introduction to CCV and Cadence Virtuoso for Electronic Circuit Simulation

Figure 1: ADE Test Editor

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group.

EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits

EE 330 Spring 2018 Lab 1: Cadence Custom IC design tools Setup, Schematic capture and simulation

ECE 331: Electronics Principles I Fall 2014

Intro to Cadence. Brady Salz. ECE483 Spring 17

DOWNLOAD PDF CADENCE WAVEFORM CALCULATOR USER GUIDE

EE115C Digital Electronic Circuits. Tutorial 2: Hierarchical Schematic and Simulation

EE4111 Advanced Analog Electronics Design. Spring 2009 Experiment #4 April 6 ~ April 17

Customizing DAZ Studio

EE 330 Fall 2017 Lab 1: Cadence Custom IC design tools - Setup, Schematic capture and simulation

Cadence Tutorial C: Simulating DC and Timing Characteristics 1

CADENCE SETUP. ECE4430-Analog IC Design

How To Plot Transconductance and Even More. By Ruida Yun

How to Start with Cadence ECE721 Project. Instructor: Prof. Steve Bibyk Prepared by: Golsa Ghiaasi Hafezi Spring 2005 Ohio State University

Tutorial on getting started in Cadence. Advanced Analog Circuits Spring 2015 Instructor: Prof. Harish Krishnaswamy TA: Jahnavi Sharma

DC Circuit Simulation

Experiment 0: Introduction to Cadence

VLSI Lab Tutorial 1. Cadence Virtuoso Schematic Composer Introduction

Amplifier Simulation Tutorial. Design Kit: Cadence 0.18μm CMOS PDK (gpdk180) (Cadence Version 6.1.5)

Introduction to laboratory exercises in Digital IC Design.

Professor Muller Fall 2016 Sameet Ramakrishnan Eric Chang Adapted from prior EE140 and EE141 labs. EE 140/240A Lab 0 Full IC Design Flow

CPE/EE 427, CPE 527, VLSI Design I: Tutorial #2, Schematic Capture, DC Analysis, Transient Analysis (Inverter, NAND2)

Virtuoso Schematic Composer

ECE471/571 Energy Efficient VLSI Design Project 2 Cadence Setup and Creation of an Inverter Due Date 11:30 am on Friday, February 2 nd, 2018

EE115C Digital Electronic Circuits. Tutorial 4: Schematic-driven Layout (Virtuoso XL)

Laboratory 3. EE 342 (VLSI Circuit Design) - Using Spectre netlist and Calculator for simulation

Cadence Virtuoso Simulation of a pixel

CS/EE 5720/6720 Analog IC Design Tutorial for Schematic Design and Analysis using Spectre

EE183 LAB TUTORIAL. Introduction. Projects. Design Entry

EE 330 Spring Laboratory 2: Basic Boolean Circuits

Setting up the IBM 65nm libraries in Cadence 6.1

A Crash Course on Using Agilent Advanced Design System (ADS)

Analog Custom Design and Testing Using OCEAN Scripting in Cadence

Synthesis and APR Tools Tutorial

PSpice Tutorial. Physics 160 Spring 2006

TUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION

ELEC451 Integrated Circuit Engineering Using Cadence's Virtuoso Layout Editing Tool

This is a brief tutorial about building a Symbol for a Schematic in Cadence IC design tool environment for hierarchical design of schematics.

Virtuoso Layout Editor

UNIVERSITY OF WATERLOO

Cadence Inverter Transistor Sizing Tutorial Cadence Inverter Ocean Introduction Cadence Inverter Corners Tutorial Cadence Inverter VerilogA Tutorial

Cadence Tutorial D: Using Design Variables and Parametric Analysis Document Contents Introduction Using Design Variables Apply Apply

ANALOG MICROELECTRONICS ( A)

ELEC 301 Lab 2: Cadence Basic

General Guidelines: SAS Analyst

ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS)

ECEN 474 Homework #2 Notes

Microelectronica. Full-Custom Design with Cadence Tutorial

There are three windows that are opened. The screen that you will probably spend the most time in is the SCHEMATIC page.

Alfred Sargezi & Zain Ali. AMS Group - San Jose State University ams.sjsu.edu

University of California, Berkeley College of Engineering Department of Electrical Engineering and Computer Science

Cadence IC Design Manual

Barchard Introduction to SPSS Marks

Introduction to SPSS

Select the technology library: NCSU_TechLib_ami06, then press OK.

The following is a procedure for extracting a layout, doing a layout vs. schematic check, and then simulating the extracted layout with Cadence.

ECE471/571 Energy Ecient VLSI Design

Lab 1: Analysis of DC and AC circuits using PSPICE

ECE 425: Introduction to VLSI System Design Machine Problem 0 Due: Friday 11:59pm, Sep. 15th, 2017

Getting started. Starting Capture. To start Capture. This chapter describes how to start OrCAD Capture.

Beginners manual for Cadence

More information can be found in the Cadence manuals Virtuoso Layout Editor User Guide and Cadence Hierarchy Editor User Guide.

CS/EE 5710/6710 Digital VLSI CAD Assignment #1 Due Tuesday, September 10th, 5:00pm Use handin on a cade machine for submitting the assignment

Barchard Introduction to SPSS Marks

Process technology and introduction to physical

Using GitHub to Share with SparkFun a

Creating LEF File. Abstract Generation: Creating LEF Tutorial File Release Date: 01/13/2004. Export GDS:

EEC 118 Spring 2011 Lab #5 Manchester Carry-Chain Adder

EE 330 Laboratory Experiment Number 11

How to Get Started. Figure 3

Cadence Virtuoso Layout Connectivity Mark- Net Tutorial

Setting up an initial ".tcshrc" file

SolidWorks Intro Part 1b

GETTING STARTED WITH ADS

Graph based simulation tutorial

Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial

Introduction to Minitab 1

Lab 2: Functional Simulation Using. Affirma Analog Simulator

SharePoint Online. An Introduction. IT Unit July 7, 2017 Dustin Moore V. 1.0

The first thing we ll need is some numbers. I m going to use the set of times and drug concentration levels in a patient s bloodstream given below.

CSCU9B2 Practical 1: Introduction to HTML 5

TINA-TI Simulation Software. Application Note

CPE/EE 427, CPE 527, VLSI Design I: Tutorial #1, Full Custom VLSI (inverter layout)

and 32 bit for 32 bit. If you don t pay attention to this, there will be unexpected behavior in the ISE software and thing may not work properly!

Transcription:

York University Department of Electrical Engineering and Computer Science EMIL Tutorial Series Tutorial #1 Basic Analog Simulation in Cadence In this tutorial we step through how to start Cadence (or at least a very basic version of it), how to define a library linked to an appropriate technology file, how to build a schematic and then how to simulate it with Spectre 1 Starting Up Cadence Create a new directory I called mine SM_IBM51 Start-up the Cadence tools cad-ibm51 2 Creating a Design Library If you only seen on window, it is the icfb window You now want to create a new library and the easiest way to do that is by creating a library via the Library Manager In the icfb go to Tools Library Manager In the Library Manger window create a new library called SM Amp by going to File New Library, entering SM Amp in the Name field and pressing the OK button In the Technology File for New Library window that pops up click the Attach to an existing techfile button and hit OK In the Attach Design Library to Technology File window that pops up, select cmrf8sf as the Technology File and hit OK You ll notice that the SM Amp library is created in your Library Manager window c 2013 S Magierowski 1 1

1 2 Tut #1 York EMIL Tutorial Series Figure 1: The icfb window Figure 2: The Library Manager window

York EMIL Tutorial Series Tut #1 1 3 Figure 3: Enter SM Amp as the name of your new library Figure 4: Attach to an existing techfile

1 4 Tut #1 York EMIL Tutorial Series Figure 5: Attach the right technology file Figure 6: Enter the file name of the schematic you wish to design 3 Creating a Schematic View In the Library Manger window select your new SM_Amp library and from the window menu follow File New Menu In the Create New File window that pops-up, enter the file name of the circuit schematic that you wish to design in the Cell Name field I decided to call it sm_amp0 Press OK This brings up a Virtuoso Schematic Editing window in which you can enter your circuit schematic Play around with the top menu items at the top of the Virtuoso window You ll see many hotkey shortcuts to the commands With time you will probably use these very regularly (get used to it from the very beginning) as they save a tremendous amount of time The most important option when building a schematic is the hotkey i that opens the Add Instance window Fill in the Library, Cell, and View (and Names if you want) of this window to get the component that you want In the example I have gotten a NMOS transistor

York EMIL Tutorial Series Tut #1 1 5 Figure 7: schematic The Virtuoso Schematic Editing window wherein you create you circuit by the name of nfet (there are many types of transistors for you to access in modern technologies) from the cmrf8sf library As is usual I have grabbed its symbol view and I decided to name it M0 To actually place the component I just click on the Virtuoso window (where I originally clicked i) and the component appears in the window Repeat this process again and again to gather the remaining components needed for your circuit I have gotten other circuit parts from a library called analoglib (you should be able to see it in the Library Manager window) There are many more libraries and many more parts You have to explore to familiarize yourself with all the options After you have place a component in your Virtuoso window you can click on it to highlights and then press q to look at and edit its properties A view of my schematic with all the parts I m interested in is shown in Fig 9 After placing the parts I have altered a couple of them I have set the DC voltage on the two sources to 06 and 2 V respectively and I have set the AC voltage magnitude on the DC voltage connected to the gate of the transistor to 1 V Obviously, the parts need to be connected with a wire You can use the w hotkey for that Hit w and then click on the component terminal (the red squares or dots) that you want to connect with a wire My wired up schematic is shown in Fig 10 Check and Save your work (the box with a checkmark in it in the upper left of your Virtuoso window) to make sure that you connected everything correctly If Cadence doesn t have any problems with your hook up (eg you forgot to attach a wire to a terminal and left it floating) then in the icfb you ll see something like that in Fig 11

1 6 Tut #1 York EMIL Tutorial Series Figure 8: An example of a filled out Add Instance window Figure 9: My schematic with just the parts imported

York EMIL Tutorial Series Tut #1 1 7 Figure 10: My schematic all wired up Figure 11: icfb say my schematic check and save resulted in no errors

1 8 Tut #1 York EMIL Tutorial Series Figure 12: The Add Wire Name window Figure 13: The schematic with named wires Often it is a good idea to label your nodes (wires) Press the l hotkey, fill out the name that you want in the Names field then, in the Virtuoso schematic, click on the wire that you want to have this name My named circuit is shown in Fig 13 4 Analog Spectre Simulations From your Virtuoso schematic window follow the menu options Tools Analog Environment This opens the Virtuoso Analog Design Environment (ADE) window It contains many options by which you can achieve a GUI-driven simulation (not always desirable)

York EMIL Tutorial Series Tut #1 1 9 Figure 14: The ADE window Figure 15: The Model Library Setup window We will only highlight the absolute basics, study the Cadence manuals for more information First thing to do is make sure that the simulator has access to the needed transistor models From the ADE go to Setup Model Libraries The Model Library Setup window pops up wherein you can enter references to the model files In this setup the basic transistor model libraries are setup for you so you don t have to worry Otherwise, you have to find this out on your own (somehow) Close the Model Library Setup window From the ADE choose Setup Simulator/Directory/Host which launches the Choosing Simulator window Make sure that the Simulator field is set to spectre as shown in Fig 16 Click OK once you have set this Now it is time to define what type of simulations you actually want to run on your circuit From the ADE window choose Analyses Choose The Choosing Analyses window pops up As you can see there are over 30 analyses to choose from! Today we ll just work with the simplest a DC analysis and an AC analysis

1 10 Tut #1 York EMIL Tutorial Series Figure 16: The Choosing Simulator window To choose a DC analysis select the dc button in the Choosing Analyses window as well as the Save DC Operating Point button A copy of the window is shown in Fig 17 Click OK To add an AC analysis open the Choosing Analyses window and this time select the ac button There are other things to set as well (each simulation has its own characteristic set of options) Note the settings I made in Fig 18 Hit OK after you have finished making your AC settings in the Choosing Analyses window The upper left panel in the ADE window should now indicate that you have the AC and DC analyses activated You are ready to run the simulation Just hit the ADE button with the green traffic light As usual Cadence gives you a lot of messages during the run One of them is the status window as shown in Fig 21 that details some of the simulator s activities Hopefully your simulation completed without errors There are many ways to view your results after a successful simulation A simple one is to just look at what your voltage settings ended up being in your schematics In your ADE choose Results Annotate DC Node Voltages This updates your schematic and shows you the DC voltages you simulated To see the AC voltage as a function of frequency from your ADE choose Results Direct Plot Main Form The Direct Plot Form comes up from as shown in Fig 22 The Direct Plot Form indicates at the bottom that I am to click on the signal of interest in the schematic When I click on the out wire on the schematic I get the plot shown in Fig?? Another useful way of getting at your results is by choosing Tools Results Browser from the ADE The Results Browser window that pops up contains all signals and settings saved by the simulation (very useful when you start writing scripts to run all this stuff automatically instead of having to push through dozens of windows) Note that

York EMIL Tutorial Series Tut #1 1 11 Figure 17: The Choosing Analyses window set to choose a DC analysis in Fig 24 I have selected the signal out from the ac-ac folder Clicking the little calculator icon located in the upper left of the Results Browser (4th from the left) opens up the Calculator window with the out signal already entered in the calculator field (using Cadence s peculiar syntax for referring to signals) If you hit the little plot icon (red curve on a little grid) in the Calculator window it will also plot out your signal With the calculator though note all the functions you have at your disposal to start manipulating the signal any way you want (eg take the square, put it in terms of db, isolate a particular transition, etc) Again it is fine to start off this way, but for any serious signal manipulations you will hopefully learn to drive all of this with scripts (the subject of a future Tutorial perhaps)

1 12 Tut #1 York EMIL Tutorial Series Figure 18: The Choosing Analyses window set to choose a AC analysis

York EMIL Tutorial Series Tut #1 1 13 Figure 19: The top right panel of the ADE indicates that we have set AC and DC analyses Figure 20: The simulation status window after running a spectre simulation

1 14 Tut #1 York EMIL Tutorial Series Figure 21: The schematic window after choosing DC Node Voltages Figure 22: The Direct Plot Form allows you to choose the signal you want to plot right from the schematic

York EMIL Tutorial Series Tut #1 1 15 Figure 23: A plot of the AC response at the out node Figure 24: The Results Browser a very useful summary of all the values saved by the simulation

1 16 Tut #1 York EMIL Tutorial Series Figure 25: The calculator with the signal of interest defined in its signal field