CSPLAT for Photolithography Simulation

Similar documents
Optimization of Photolithography Process Using Simulation

Design Rule Optimization of Regular layout for Leakage Reduction in Nanoscale Design

Hybrid hotspot detection using regression model and lithography simulation

Investigation of the foot-exposure impact in hyper-na immersion lithography when using thin anti-reflective coating

Low k 1 Logic Design using Gridded Design Rules

OPC flare and optical modeling requirements for EUV

Iterative procedure for in-situ EUV optical testing with an incoherent source

PSM design for inverse lithography with partially coherent illumination

Fast Lithography Simulation under Focus Variations for OPC and Layout Optimizations

Computational Lithography Turning Physics into Yield

The Death of the Aerial Image

Analysis of OPC Features in Binary Masks at 193nm

Lithography Simulation

Interference and Diffraction of Light

Supreme lithographic performance by simple mask layout based on lithography and layout co-optimization

Full-IC manufacturability check based on dense silicon imaging

Amherst. University of Massachusetts Amherst. Aswin Sreedhar University of Massachusetts Amherst

Reflectivity metrics for optimization of anti-reflection coatings on wafers with topography

Manufacturing Challenges and their Implications on Design

Simplified Models for Edge Transitions in Rigorous Mask Modeling

Optical Lithography Simulation using Wavelet Transform

Manufacturability of computation lithography mask: Current limit and requirements for sub-20nm node

Auxiliary Pattern for Cell-Based OPC

Single slit diffraction

Sub-wavelength Holographic Lithography: The Possibilities And Advantages. (NANOTECH SWHL, 6-1 Kazarmenny per., Moscow, Russia)

Mask Edge Effects in Optical Lithography and Chip Level Modeling Methods. Marshal Miller. A dissertation submitted in partial satisfaction of the

Announcements. Advanced Digital Integrated Circuits. No office hour next Monday. Lecture 2: Scaling Trends

Pattern Matching for Advanced Lithographic Technologies. Juliet Alison Rubinstein. A dissertation submitted in partial satisfaction of the

On Comparing Conventional and Electrically Driven OPC Techniques

Process Variation Aware OPC with Variational Lithography Modeling

Research Article Line Search-Based Inverse Lithography Technique for Mask Design

Pattern Matching for Advanced Lithographic Technologies

Gaussian Beam Calculator for Creating Coherent Sources

Mask Edge Effects in Optical Lithography and Chip Level Modeling Methods

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

Optimization of one- and two dimensional masks in the optical lithography

Automated aerial image based CD metrology initiated by pattern marking with photomask layout data

A New Methodology for Interconnect Parasitic Extraction Considering Photo-Lithography Effects

Simultaneous OPC- and CMP-Aware Routing Based on Accurate Closed-Form Modeling

Recent Research and Emerging Challenges in Physical Design for Manufacturability/Reliability

32nm and below Logic Patterning using Optimized Illumination and Double Patterning

Three-dimensional imaging of 30-nm nanospheres using immersion interferometric lithography

ASIC design flow considering lithography-induced effects

DEVIL PHYSICS THE BADDEST CLASS ON CAMPUS IB PHYSICS

ABSTRACT. KEYWORDS: AIMS, Bossung plot, linewidth versus defocus, quartz height, EAPSM, repair verification, MeRiT, Litho simulation INTRODUCTION

ACROSS-CHIP linewidth variation induced by photolithography

Lens Design I. Lecture 11: Imaging Herbert Gross. Summer term

Reducing shot count through Optimization based fracture

Diffraction at a single slit and double slit Measurement of the diameter of a hair

EUV telecentricity and shadowing errors impact on process margins

Stochastics and the Phenomenon of Line-Edge Roughness

Inside PROLITH. A Comprehensive Guide to Optical Lithography Simulation. For the PROLITH Family of Lithography Simulation Tools, v5.

Physics 228 Today: Diffraction, diffraction grating

Topic 9: Wave phenomena - AHL 9.2 Single-slit diffraction

Layout Regularity Metric as a Fast Indicator of Process Variations

DEVIL PHYSICS THE BADDEST CLASS ON CAMPUS IB PHYSICS

Line Search-Based Inverse Lithography Technique for Mask Design

Lithography Simulation-Based Full-Chip Design Analyses

David M. Newmark. Memorandum No. UCBERL M9 1/ December 1991

Victory Advanced Structure Editor. 3D Process Simulator for Large Structures

MEASUREMENT OF THE WAVELENGTH WITH APPLICATION OF A DIFFRACTION GRATING AND A SPECTROMETER

The impact of resist model on mask 3D simulation accuracy beyond. 40nm node memory patterns

DIFFRACTION 4.1 DIFFRACTION Difference between Interference and Diffraction Classification Of Diffraction Phenomena

Advanced Simulation Techniques for Thick Photoresist Lithography

2013 International Workshop on EUV Lithography Hanyang University

Defect Repair for EUVL Mask Blanks

Interference of Light

Challenges in Manufacturing of optical and EUV Photomasks Martin Sczyrba

Brightness and geometric transformations

Konstantinos Adam. Electrical Engineering and Computer Sciences. in the GRADUATE DIVISION. of the. UNIVERSITY of CALIFORNIA, BERKELEY

General framework for parameter optimization in imaging interferometric lithography

Materials for and performance of multilayer lithography schemes

Chapter 37. Wave Optics

Chapter 4 - Diffraction

Benefiting from polarization effects on high-na imaging

Enhanced Lumped Parameter Model for Photolithography

IN all imaging systems, the underlying physical process

29. Diffraction of waves

Feature Extraction and Image Processing, 2 nd Edition. Contents. Preface

Transistor Flaring in Deep Submicron Design Considerations

29. Diffraction of waves

Process Transfer Strategies between ASML Immersion Scanners

mywbut.com Diffraction

Chapter 37. Interference of Light Waves

Control of Light. Emmett Ientilucci Digital Imaging and Remote Sensing Laboratory Chester F. Carlson Center for Imaging Science 8 May 2007

Lecture 39. Chapter 37 Diffraction

Chapter 24. Wave Optics

Auxiliary pattern-based optical proximity correction for better printability, timing, and leakage control

Advanced multi-patterning and hybrid lithography techniques. Fedor G Pikus, J. Andres Torres

CHAPTER 1 Introduction 1. CHAPTER 2 Images, Sampling and Frequency Domain Processing 37

PHYSICS 1040L LAB LAB 7: DIFFRACTION & INTERFERENCE

Optical Proximity Correction with Linear Regression

Ray Optics I. Last time, finished EM theory Looked at complex boundary problems TIR: Snell s law complex Metal mirrors: index complex

SIMULATION FOR ADVANCED MASK ALIGNER LITHOGRAPHY

Extracting Wavefront Error From Shack-Hartmann Images Using Spatial Demodulation

The location of the bright fringes can be found using the following equation.

Chapter 24. Wave Optics. Wave Optics. The wave nature of light is needed to explain various phenomena

Design Techniques for Lithography-Friendly Nanometer CMOS Integrated Circuits. Ayman Hamouda

Introduction to Computer Vision. Week 8, Fall 2010 Instructor: Prof. Ko Nishino

On the quality of measured optical aberration coefficients using phase wheel monitor

Transcription:

CSPLAT for Photolithography Simulation Guoxiong Wang wanggx@vlsi.zju.edu.cn Institute of VLSI Design, Zhejiang University 2001.8.31

Outline Photolithographic system Resolution enhancement technologies Photomask techniques Optical proximity correction Phase-shifting mask Traditional simulation method Simulation Tool SPLAT and CSPLAT Some examples

Optical part of photolithographic system Figure 1 Schematic of a typical stepper

Schematic of the optical part Figure 2 Approximation of a projection exposure system

Feature size limit in photolithography processes CD = k 1 λ NA Where CD is Critical Dimension,(also refers to the resolution, i.e.,the minimal printable feature size). lambda is wavelength, NA is Numerical Aperture, k1 is a characteristic constant of the specific lithography process. this formula states the CD limit of a certain litho-process.

Roadmap of illumination source wavelength reduction

Photolithography technologies The physical limit of NA is 1.0, maximum for feasible NA is about 0.75 to 0.85. k1 represents lithography aggressiveness (0.75 to 0.35, 0.25 as the theoretical lower limit) Modified illumination Annular illumination Quadrupole illumination Photomask techniques Optical proximity correction Phase-shifting masks Pupil filtering Multiple exposures Antireflective layer Top surface imaging

Optical proximity correction Intentionally and systematically distort the mask in such a way as to compensate for optical diffraction limit and process non-idealities. Enables smaller features with closer proximities to be printed on the same area. Increases the process latitude, decreases the variations of linewidth across a chip and could potentially enhance yield; Applicability of combination of OPC and PSM leads to better resolution when the minimum feature dimensions and spacing decrease below the wavelength of the light source.

Types of Optical Proximity Correction Model-based OPC use process simulation to determine corrections on-line longer design time,increased mask complexity suitable for aggressive designs Rule-based OPC apply corrections based on a set of predetermined rules fast design time,lower mask complexity suitable for less aggressive designs

Phase-shifting Masks Note: E denotes electric field and I denotes intensity (a)light diffracted by two adjacent apertures constructively interferes, increasing the light intensity in the dark area of the wafer between the apertures. (b)with the (alternating)phase-shifting mask,the phase shifter reverses the sign of the electric field, and destructive interference minimizes light intensity at the wafer in the dark area between apertures.

Types of phase-shifting masks

Traditional simulation method Aerial image simulation Hopkins partial coherence model Photoresist exposure/bleaching simulation Dill s exposure model Photoresist bake/development Simulation Plasma etching and diffusion simulation for different layers.

Simulation Tool------ SPLAT A lithography simulation tool developed in UC Berkeley. Based on the Hopkins Equation for partially coherent imaging. Use the method of two dimension Fourier transform. Calculates sampling intensities on a line or a rectangular area. Unsuitable to deal with sparse aerial point simulation.

SPLAT Simulation Flow Optical parameters Hopkins equation TCC Mask profile Fourier transform The Fourier transform of intensity Fourier inverse transform Output image intensity

New Simulation Tool -----CSPLAT Written in C, using similar syntax as in SPLAT. Fast sparse aerial points intensity simulation. Hopkins Equation (Bi-linear ) Decomposition of convolution kernels Intensity lookup table for geometrical primitives. Post-imaging model. Variable intensity threshold (line width) Gaussian filters set (line end and corner rounding)

New Simulation Tool -----CSPLAT Model training from wafer measurement Test patterns Isolated line line-width Isolated line-end space Pitch structure Regression method Definitive searching Neural network training The goal of model calibration is to capture the CD variations caused by the the process distortions. The more information we have about these sub-processes and the more complex models we use for the simulations,the more accurate the simulation results we should obtain.

Convolution kernels Model based correction is calculated based on predefined kernel functions and the mask patterns A convolution value at any specific point (x,y) is found by: Centering a convolution kernel function over the point (x,y) Multiplying the pattern and the convolution kernel Summing the total volume The shape of a convolution kernel ultimately determines the behavior of a model

Convolution kernels 1) a partially coherent imaging system with a superposition of coherent imaging system. 2)Reduce to principal waves 3)The first few principal wave could meet the accuracy

CSPLAT Simulation Flow Optical parameters Hopkins equation TCC decomposition Set of kernels Table calculation Mask profile tables Post-imaging model Simulated contours

Post-imaging model training Test pattern Optical simulator Print on wafer Aerial image measurement extraction Model parameters Variable Threshold model

Comparison a c (a) (b) (c) b The error between SPLAT and CSPLAT The calculation result through SPLAT The calculation result through CSPLAT

Layout of a real chip

A partial layout geometries

The simulation result of using CSPLAT

Comparison of layout geometries and simulation result

Thank You