Addressing Modes. Immediate Direct Indirect Register Register Indirect Displacement (Indexed) Stack

Similar documents
Computer Architecture and Organization. Instruction Sets: Addressing Modes and Formats

Chapter 11. Instruction Sets: Addressing Modes and Formats. Yonsei University

William Stallings Computer Organization and Architecture 8 th Edition. Chapter 11 Instruction Sets: Addressing Modes and Formats

Chapter 2 Instruction Set Architecture

Instruction Set II. COMP 212 Computer Organization & Architecture. COMP 212 Fall Lecture 7. Instruction Set. Quiz. What is an Instruction Set?

Instruction Sets: Characteristics and Functions Addressing Modes

Computer Organization CS 206 T Lec# 2: Instruction Sets

CS 265. Computer Architecture. Wei Lu, Ph.D., P.Eng.

The Instruction Set. Chapter 5

We briefly explain an instruction cycle now, before proceeding with the details of addressing modes.

Module 3 Instruction Set Architecture (ISA)

Instruction-set Design Issues: what is the ML instruction format(s) ML instruction Opcode Dest. Operand Source Operand 1...

Instruction-set Design Issues: what is the ML instruction format(s) ML instruction Opcode Dest. Operand Source Operand 1...

Advanced Parallel Architecture Lesson 3. Annalisa Massini /2015

COMPUTER ORGANIZATION & ARCHITECTURE

Overview. EE 4504 Computer Organization. Much of the computer s architecture / organization is hidden from a HLL programmer

COMPUTER ORGANIZATION & ARCHITECTURE

Advanced Parallel Architecture Lesson 3. Annalisa Massini /2015

William Stallings Computer Organization and Architecture

CPU Structure and Function

CPU Structure and Function. Chapter 12, William Stallings Computer Organization and Architecture 7 th Edition

CHAPTER 5 A Closer Look at Instruction Set Architectures

CHAPTER 5 A Closer Look at Instruction Set Architectures

William Stallings Computer Organization and Architecture. Chapter 11 CPU Structure and Function

CHAPTER 5 A Closer Look at Instruction Set Architectures

2. ADDRESSING METHODS

Instruction content (2/2) Instruction content (1/2) The Instruction Set. Chapter 9. Each instruction must contain 4 basic pieces of information

Instruction Sets: Characteristics and Functions

Instruction Set Architecture

Lecture 3 Machine Language. Instructions: Instruction Execution cycle. Speaking computer before voice recognition interfaces

Instruction Sets Ch 9-10

Instruction Sets Ch 9-10

Instruction Set Architecture (ISA)

Instruction Set. Instruction Sets Ch Instruction Representation. Machine Instruction. Instruction Set Design (5) Operation types

Chapter 5. A Closer Look at Instruction Set Architectures

UNIT V: CENTRAL PROCESSING UNIT

Interfacing Compiler and Hardware. Computer Systems Architecture. Processor Types And Instruction Sets. What Instructions Should A Processor Offer?

CSIS1120A. 10. Instruction Set & Addressing Mode. CSIS1120A 10. Instruction Set & Addressing Mode 1

Instruction Set Architecture. "Speaking with the computer"

Understand the factors involved in instruction set

CPU Structure and Function

Address Modes effective address

UNIT- 5. Chapter 12 Processor Structure and Function

COSC 6385 Computer Architecture. Instruction Set Architectures

CSCE 5610: Computer Architecture

Author : Dalbir Singh, Computer Science Deptt. CPU Structure and Functions. 1. Processor Organization

Processing Unit CS206T

Chapter 2: Instructions How we talk to the computer

Lecture 4: Instruction Set Architecture

Chapter 5. A Closer Look at Instruction Set Architectures. Chapter 5 Objectives. 5.1 Introduction. 5.2 Instruction Formats

ISA and RISCV. CASS 2018 Lavanya Ramapantulu

Instruction Set Principles and Examples. Appendix B

Chapter 13 Reduced Instruction Set Computers

Chapter 5. A Closer Look at Instruction Set Architectures

INSTRUCTION SET ARCHITECTURE AND DESIGN. Danang Wahyu Utomo

Computer System Architecture

Chapter 2. lw $s1,100($s2) $s1 = Memory[$s2+100] sw $s1,100($s2) Memory[$s2+100] = $s1

Main Points of the Computer Organization and System Software Module

Evolution of ISAs. Instruction set architectures have changed over computer generations with changes in the

Chapter 5. A Closer Look at Instruction Set Architectures

Computer Organization

Chapter 5. A Closer Look at Instruction Set Architectures. Chapter 5 Objectives. 5.1 Introduction. 5.2 Instruction Formats

add R1,x add R1,500 add R1,[x] The answer is: all of these instructions implement adding operation on R1 and all of them have two addresses.

17. Instruction Sets: Characteristics and Functions

Pipelining, Branch Prediction, Trends

CPE 323 MSP430 INSTRUCTION SET ARCHITECTURE (ISA)

EC-801 Advanced Computer Architecture

William Stallings Computer Organization and Architecture

Computer Hardware Generations

Q.1 Explain Computer s Basic Elements

Chapter Three Addressing Mode MOV AX, BX

Chapter 12. CPU Structure and Function. Yonsei University

Computer Organization

Review: What is a Computer?

EITF20: Computer Architecture Part2.1.1: Instruction Set Architecture

Lecture 4: Instruction Set Design/Pipelining

CS4617 Computer Architecture

Page 1. Structure of von Nuemann machine. Instruction Set - the type of Instructions

Chapter 5. A Closer Look at Instruction Set Architectures

William Stallings Computer Organization and Architecture 8 th Edition. Chapter 12 Processor Structure and Function

Digital System Design Using Verilog. - Processing Unit Design

Chapter 3 Machine Instructions & Programs. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

GUJARAT TECHNOLOGICAL UNIVERSITY MASTER OF COMPUTER APPLICATION SEMESTER: III

Lecture 4: RISC Computers

The von Neumann Architecture. IT 3123 Hardware and Software Concepts. The Instruction Cycle. Registers. LMC Executes a Store.

Computer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: MIPS Instruction Set Architecture

Systems Architecture I

The Microarchitecture Level

Microprocessors. Microprocessors and rpeanut. Memory. Eric McCreath

Microprocessors and rpeanut. Eric McCreath

3.0 Instruction Set. 3.1 Overview

CHAPTER 8: Central Processing Unit (CPU)

EITF20: Computer Architecture Part2.1.1: Instruction Set Architecture

COMP3221: Microprocessors and. and Embedded Systems. Instruction Set Architecture (ISA) What makes an ISA? #1: Memory Models. What makes an ISA?

Computer Architecture

Computer Organization and Technology Processor and System Structures

Chapter 2A Instructions: Language of the Computer

EC 413 Computer Organization

Review of instruction set architectures

ECE 486/586. Computer Architecture. Lecture # 7

Transcription:

Addressing Modes Addressing Modes and Formats Nizamettin AYDIN naydin@yildiz.edu.tr http://www.yildiz.edu.tr/~naydin http://akademik.bahcesehir.edu.tr/~naydin Immediate Direct Indirect Register Register Indirect Displacement (Indexed) Stack Immediate Addressing is part of instruction = address field e.g. ADD 5 Add 5 to contents of accumulator Here 5 is operand No memory reference to fetch data Fast Limited range Direct Addressing Address field contains address of operand Effective address (EA) = address field (A) e.g. ADD A Add contents of cell A to accumulator Look in memory at address A for operand Single memory reference to access data No additional calculations to work out effective address Limited address space Direct Addressing Diagram Address A Indirect Addressing (1) cell pointed to by address field contains the address of (pointer to) the operand EA = (A) Look in A, find address (A) and look there for operand e.g. ADD (A) Add contents of cell pointed to by contents of A to accumulator Large address space 2 n where n = word length May be nested, multilevel, cascaded e.g. EA = (((A))) Multiple memory accesses to find operand Hence slower 1

Indirect Addressing Diagram Address A Pointer to operand Register Addressing (1) is held in register named in address field EA = R Limited number of registers Very small address field needed Shorter instructions Faster instruction fetch No memory access Very fast execution Very limited address space Multiple registers helps performance Requires good assembly programming or compiler writing Register Addressing Diagram Register Indirect Addressing Register Address R Registers is held in memory cell pointed to by contents of register R named in address field EA = (R) Large address space (2 n ) One fewer memory access than indirect addressing Register Indirect Addressing Diagram Displacement Addressing Register s Register Address R EA = A + (R) Address field hold two values A = base value R = register that holds displacement or vice versa Pointer to 2

Displacement Addressing Diagram Relative Addressing Register R Register s Address A A version of displacement addressing R = Program counter (PC) EA = A + (PC) i.e. get operand from A cells from current location pointed to by PC Pointer to + Base-Register Addressing A holds displacement R holds pointer to base address R may be explicit or implicit e.g. segment registers in 80x86 Indexed Addressing A = base R = displacement EA = A + R Good for accessing arrays EA = A + R R++ Combinations Postindex EA = (A) + (R) Preindex EA = (A+(R)) Stack Addressing is (implicitly) on top of stack e.g. ADD Pop top two items from stack and add 3

Summary of basic addressing modes Pentium Addressing Modes Virtual or effective address is offset into segment Starting address plus offset gives linear address This goes through page translation if paging enabled 12 addressing modes available Immediate Register operand Displacement Base Base with displacement Scaled index with displacement Base with index and displacement Base scaled index with displacement Relative Pentium addressing modes Pentium Addressing Mode Calculation PowerPC Addressing Modes Load/store architecture Indirect includes 16 bit displacement to be added to base register (may be GP register) Can replace base register content with new address Indirect indexed references base register and index register (both may be GP) EA is sum of contents Branch address Absolute Relative Indirect Arithmetic s in registers or part of instruction Floating point is register only Power PC addressing modes 4

PowerPC Addressing Modes Formats Layout of bits in an instruction Includes opcode Includes (implicit or explicit) operand(s) Usually more than one instruction format in an instruction set Length Affected by and affects: size organization Bus structure CPU complexity CPU speed Trade off between powerful instruction repertoire and saving space Allocation of Bits PDP-8 Format Number of addressing modes Number of operands Register versus memory Number of register sets Address range Address granularity 5

PDP-10 Format PDP-11 Format VAX Examples Pentium Format PowerPC Formats (1) PowerPC Formats (2) 6