A Bibliography of Publications of Jingling Xue

Similar documents
A linear algebra processor using Monte Carlo methods

Automatic Processor Lower Bound Formulas for Array Computations

A Complete Bibliography of the Proceedings Volumes of the ACM Symposia on the Theory of Computing ( )

Symbolic Evaluation of Sums for Parallelising Compilers

CURRICULUM VITAE. June, 2013

Eliminating Annotations by Automatic Flow Analysis of Real-Time Programs

Knee Surgery Sports Traumatology Arthroscopy

Advanced M&S Methodologies: Multimodels and Multisimulations*

Overview of SBSE. CS454, Autumn 2017 Shin Yoo

Loop Tiling for Parallelism

Loop Parallelization in the Polytope Model

Curriculum Vitæ. (Home address) 8399 Transvaal Blue Street Phone: (702) Las Vegas, NV Cell: (702)

Distribution Unlimited Report ADVANCEMENTS OF PARTICLE FILTERING THEORY AND ITS APPLICATION TO TRACKING

Affine and Unimodular Transformations for Non-Uniform Nested Loops

Wireless Communications, Information Theory, Physical Layer Security, Cyber Security for Smart Grid, Cryptography, Network Coding.

Generation of Distributed Loop Control

Memory optimisation in a first-order dataflow synchronous language

5- [Banks 99], Jerry Banks, "Introduction to Simulation", Proceedings of the 1999 Winter Simulation Conference, 1999.

Publications related to Chez Scheme

Procedures for Folding Transformations

J I N G H A I R A O. Institute for Software Research School of Computer Science Carnegie Mellon University 5000 Forbes Ave Pittsburgh, PA 15213

A Bibliography of IEEE Standards

Identifying Parallelism in Construction Operations of Cyclic Pointer-Linked Data Structures 1

Jun Li, Ph.D. School of Computing and Information Sciences Phone:

2. Mathematical Notation Our mathematical notation follows Dijkstra [5]. Quantication over a dummy variable x is written (Q x : R:x : P:x). Q is the q

The Essence of Compiling with Continuations

Coarse-to-Fine Search Technique to Detect Circles in Images

Quick Mathematical Background for Conceptual Modeling

Dukpa Kim FIELDS OF INTEREST. Econometrics, Time Series Econometrics ACADEMIC POSITIONS

The Graph of Simplex Vertices

CURRICULUM VITAE: DI MARTIN BERNAUER. DI Martin Bernauer. Chemnitz University of Technology Faculty of Mathematics D Chemnitz Germany

ISSUES IN SPATIAL DATABASES AND GEOGRAPHICAL INFORMATION SYSTEMS (GIS) HANAN SAMET

Rance Cleaveland The Concurrency Factory is an integrated toolset for specication, simulation,

Provably Efficient Non-Preemptive Task Scheduling with Cilk

Verification of Concurrent Programs, Part I: The Temporal Framework

Abstract A SCALABLE, PARALLEL, AND RECONFIGURABLE DATAPATH ARCHITECTURE

PUBLICATIONS. Journal Papers

Java-MOP: A Monitoring Oriented Programming Environment for Java

Rough Set Approaches to Rule Induction from Incomplete Data

Bichromatic Line Segment Intersection Counting in O(n log n) Time

Undergraduate Admission File

Brian F. Cooper. Distributed systems, digital libraries, and database systems

CHIROPRACTIC MARKETING CENTER

Construction of a transitive orientation using B-stable subgraphs

HAI ZHOU. Evanston, IL Glenview, IL (847) (o) (847) (h)

Ph.D. with Distinction in Computer Science Advisor: Prof. Micha Sharir Dissertation: Geometric Arrangements: Substructures and Algorithms

Priority Communications Workshop Bratislava, Slovakia 23 September 2008

The Fox Project: Advanced Development of Systems Software

arxiv: v1 [cs.dc] 13 Oct 2008

On Request-Partitioning-Based Processor Allocation in Two-Dimensional Mesh-based Multicomputers Sulieman Bani Ahmad

CPEG 852 Advanced Topics in Computing Systems The Dataflow Model of Computation

DOWNLOAD PDF SYNTHESIZING LINEAR-ARRAY ALGORITHMS FROM NESTED FOR LOOP ALGORITHMS.

Compiled Visual Programs by VisPro

Video Inter-frame Forgery Identification Based on Optical Flow Consistency

6. Concluding Remarks

JPEG compression of monochrome 2D-barcode images using DCT coefficient distributions

Transformations Techniques for extracting Parallelism in Non-Uniform Nested Loops

Curriculum Vitae. Ulderico Fugacci

Example. Section: PS 709 Examples of Calculations of Reduced Hours of Work Last Revised: February 2017 Last Reviewed: February 2017 Next Review:

RESUME WEI LI EDUCATION EMPLOYMENT RESEARCH INTERESTS HONORS AND AWARDS

Status of the ISO-STEP Initiative for CGNS-Based Fluid Dynamics Standard

Digital Signal Processing System Design: LabVIEW-Based Hybrid Programming Nasser Kehtarnavaz

Evolution of XML Applications

APPENDIX A CLIFFORD ALGEBRA

UMIACS-TR December, CS-TR-3192 Revised April, William Pugh. Dept. of Computer Science. Univ. of Maryland, College Park, MD 20742

Prof HA Kruger. Last updated: 19 January Publications and Technical reports

Topological Invariance under Line Graph Transformations

ManArray Processor Interconnection Network: An Introduction

A BRIEF SURVEY ON FUZZY SET INTERPOLATION METHODS

A constructive solution to the juggling problem in systolic array synthesis

Case3:12-cv VC Document32 Filed02/11/15 Page1 of 5 UNITED STATES DISTRICT COURT NORTHERN DISTRICT OF CALIFORNIA SAN FRANCISCO DIVISION

Automated Scientific Computing

GLOBAL MOBILE PAYMENT METHODS: FIRST HALF 2016

Arrays. Arrays (8.1) Arrays. One variable that can store a group of values of the same type. Storing a number of related values.

A Programming Language Based Analysis of Operand Forwarding

MODULO 2 n + 1 MAC UNIT

XIV International PhD Workshop OWD 2012, October Optimal structure of face detection algorithm using GPU architecture

The Landolt-Börnstein Database

Subset, Equality, and Exclusion Rules In ORM

1. Discovering Important Nodes through Graph Entropy The Case of Enron Database

DESIGN OF 2-D FILTERS USING A PARALLEL PROCESSOR ARCHITECTURE. Nelson L. Passos Robert P. Light Virgil Andronache Edwin H.-M. Sha

An Introduction to Programming with IDL

OPTIMIZATION, OPTIMAL DESIGN AND DE NOVO PROGRAMMING: DISCUSSION NOTES

Marketing Opportunities

Mandatory Roles. Dr. Mustafa Jarrar. Knowledge Engineering (SCOM7348) (Chapter 5) University of Birzeit

A Performance Study of Parallel FFT in Clos and Mesh Networks

Arrays. What if you have a 1000 line file? Arrays

Service withdrawal: Selected IBM ServicePac offerings

Reflective Design Patterns to Implement Fault Tolerance

Schema Equivalence and Optimization

Language and Compiler Support for Out-of-Core Irregular Applications on Distributed-Memory Multiprocessors

Image Classification Using Wavelet Coefficients in Low-pass Bands

APS 2019 Rate Card. Physiological Genomics. Journal of Applied Physiology. Rates. Online Rates. Premium Print Positions.

FACIAL FEATURE EXTRACTION BASED ON THE SMALLEST UNIVALUE SEGMENT ASSIMILATING NUCLEUS (SUSAN) ALGORITHM. Mauricio Hess 1 Geovanni Martinez 2

Hartmut Pohlheim. DaimlerChrysler AG, Research and Technology Alt-Moabit 96a, Berlin, Germany.

Flight Systems are Cyber-Physical Systems

Workshops. 1. SIGMM Workshop on Social Media. 2. ACM Workshop on Multimedia and Security

XML Data in (Object-) Relational Databases

Lacunary Interpolation Using Quartic B-Spline

Travelling salesman problem using reduced algorithmic Branch and bound approach P. Ranjana Hindustan Institute of Technology and Science

Transcription:

A Bibliography of Publications of Jingling Xue Jingling Xue Department of Mathematics, Statistics and Computing Science Armidale, NSW 2351 Australia Tel: +61 67 73 3149 FAX: +61 67 73 3312 E-mail: xue@neumann.une.edu.au (Internet) 18 February 2016 Version 1.06 Abstract This bibliography records publications of Jingling Xue. Title word cross-reference / [IEE95]. 92-VAPP [BCRT92]. 9th [IEE95]. access [Xue92b]. Adapting [LX94]. algorithm [LX94, Xue93a]. Algorithms [LX91, QR91, XL94]. Application [DW93]. Application-Specific [DW93]. Approaches [Meg94]. April [IEE95]. architectures [QR91]. Array [DW93, LX91]. Arrays [XL91, Xue92a, XL92, XL94, Xue91, Xue92b, Xue93b, Xue95a]. automate [Xue93a]. Automating [Xue94]. Avoiding [XL94]. Barbara [IEE95]. Bonas [QR91]. California [IEE95]. Chateau [QR91]. China [Ni94]. Closed [Xue95a]. Closed-form [Xue95a]. Compiling [Xue95b]. Computational [XL94]. conditions [Xue93b, Xue95a]. Conference [BCRT92, DW93, Ni94]. Conflicts [XL94]. CONPAR [BCRT92]. Constructing [Xue95b]. Control [XL91, Xue92a, XL92, Xue91]. Convex [Xue95b]. Dallas [IEE93]. Data [XL94, Xue92b]. December [IEE93, Ni94]. Design [Meg94, LX94]. Dimensional [XL91, XL92, XL94]. Distributed [IEE93, Ni94]. DO [Xue95b]. Equations [XL91, Xue91]. Fifth [IEE93]. form [Xue95a]. Formal [Xue92a]. formulation [Xue93b]. France [BCRT92, QR91]. Gers [QR91]. 1

REFERENCES 2 ICPADS 94 [Ni94]. IEEE [IEE93]. II [QR91]. International [BCRT92, DW93, IEE95, Ni94, QR91]. Italy [DW93]. Iteration [Xue95b]. Joint [BCRT92]. June [QR91]. linear [Xue93b, Xue95a]. Link [XL94]. loading [Xue92b]. Loop [Xue94, Xue93a]. Loops [Xue95b]. Lower [XL94]. Lower-Dimensional [XL94]. Lyon [BCRT92]. Machines [Xue95b]. mapping [Xue93b, XL94, Xue95a]. Massive [Xue94]. nests [Xue93a]. Non [Xue94, Xue95b, Xue93a]. Non-Convex [Xue95b]. Non-unimodular [Xue94, Xue93a]. October [DW93]. One [XL91, XL92]. One-Dimensional [XL91, XL92]. Parallel [BCRT92, IEE93, IEE95, Ni94, Xue95b, QR91]. Parallelism [Xue94]. Proceedings [IEE93, IEE95, Ni94, BCRT92, DW93, QR91]. Processing [IEE93, IEE95, BCRT92]. Processor [XL94, Xue95a]. Processors [DW93]. Pyramidal [LX91]. recovery [Xue92b]. Recurrence [XL91, Xue91]. Republic [Ni94]. Santa [IEE95]. Second [BCRT92]. September [BCRT92]. sequential [LX94]. Signals [XL91, Xue92a, XL92, Xue91]. Spaces [Xue95b]. Specific [DW93]. Specifying [XL91, Xue91]. stationary [Xue92b]. Symposium [IEE93, IEE95]. Synthesis [Xue92a, XL92, Xue93b, Xue95a]. Systems [Ni94]. Systolic [LX91, Meg94, XL91, Xue92a, XL92, LX94, Xue91, Xue92b, Xue93b]. Taiwan [Ni94]. Texas [IEE93]. Transformational [Meg94]. Transformations [Xue94, Xue93a]. Uniform [XL91, Xue91]. unimodular [Xue93a, Xue94]. V [BCRT92]. VAPP [BCRT92]. Vector [BCRT92]. Venice [DW93]. VLSI [QR91]. Workshop [QR91]. References Bouge:1992:PPC [BCRT92] L. Bouge, M. Cosnard, Y. Robert, and D. Trystram, editors. Parallel processing: CONPAR 92-VAPP V, Second Joint International Conference on Vector and Parallel Processing, Lyon, France, September 1 4, 1992: proceedings, volume 634 of Lecture Notes in Computer Science. Springer-Verlag, Berlin, Germany / Heidelberg, Germany / London, UK / New York, NY, USA, etc., 1992. ISBN 3-540- 55895-0 (Berlin), 0-387-55895-0 (N.Y.). LCCN QA76.58.J65 1992. Dadda:1993:ICA [DW93] Luigi Dadda and Benjamin W. Wah, editors. The International Conference on Application-Specific Array Processors: October 25 27, 1993, Venice, Italy: proceedings. IEEE, 1109 Spring Street, Suite 300, Silver Spring, MD 20910, USA, 1993. ISBN 0-8186- 3492-8 (case), 0-8186-3491-X (microfiche). LCCN TK5102.5.I58

REFERENCES 3 1993. IEEE Computer Society Press order number 3492-02; IEEE catalog number 93TH0572-8. IEEE:1993:PFI [IEE93] IEEE, editor. Proceedings of the Fifth IEEE Symposium on Parallel and Distributed Processing: December 1 4, 1993, Dallas, Texas. IEEE, 1109 Spring Street, Suite 300, Silver Spring, MD 20910, USA, 1993. ISBN 0-8186-4221-1 (microfiche), 0-8186-4222-X (case bound). LCCN QA76.58.I42 1993. IEEE catalog number 93TH0584-3; IEEE Computer Society Press order number 4222-02. IEEE:1995:PIP [IEE95] IEEE, editor. Proceedings / 9th International Parallel Processing Symposium, April 25 28, 1995, Santa Barbara, California. IEEE, 1109 Spring Street, Suite 300, Silver Spring, MD 20910, USA, 1995. ISBN 0-8186-7074-6. LCCN QA76.58.I58 1995. IEEE Catalog Number: 95TH8052. Lengauer:1991:SAP [LX91] [LX94] C. Lengauer and J. Xue. A systolic array for pyramidal algorithms. Journal of VLSI Signal Processing, 3(3):239 259, 1991. CODEN JVSPED. ISSN 0922-5773 (print), 1573-109x (electronic). Lengauer:1994:ASA C. Lengauer and J. Xue. Adapting a sequential algorithm for a systolic design. In Megson [Meg94], chapter 8, pages 179 204. ISBN 0-412- 44830-0. LCCN QA76.9.A73 T73 1994. US$40.00. [Meg94] [Ni94] [QR91] [XL91] Megson:1994:TAS G. M. Megson, editor. Transformational Approaches to Systolic Design, volume 2 of Parallel and distributed computing series. Chapman and Hall, Ltd., London, UK, 1994. ISBN 0-412-44830-0. xiv + 301 pp. LCCN QA76.9.A73 T73 1994. US$40.00. Ni:1994:PII Lionel M. Ni, editor. Proceedings: ICPADS 94: 1994 International Conference on Parallel and Distributed Systems, December 19 21, 1994, Taiwan, Republic of China. IEEE, 1109 Spring Street, Suite 300, Silver Spring, MD 20910, USA, 1994. ISBN 0-8186-6555-6. LCCN QA76.58.I5 1994. Quinton:1991:APV Patrice Quinton and Yves Robert, editors. Algorithms and parallel VLSI architectures II: proceedings of the International Workshop, Algorithms and Parallel VLSI Architectures II, Chateau de Bonas, Gers, France, June 3 6, 1991. Elsevier North-Holland, Inc., New York, NY, USA, 1991. ISBN 0-444- 89153-6. LCCN QA76.58.I57 1991. Xue:1991:SCSa J. Xue and C. Lengauer. Specifying control signals for one-dimensional systolic arrays by uniform recurrence equations. In Quinton and Robert [QR91], pages 181 187. ISBN 0-444-89153-6. LCCN QA76.58.I57 1991.

REFERENCES 4 [XL92] Xue:1992:SCSa J. Xue and C. Lengauer. The synthesis of control signals for onedimensional systolic arrays. Integration, the VLSI journal, 14(1): 1 32, November 1992. CODEN IVJODL. ISSN 0167-9260 (print), 1872-7522 (electronic). Xue:1994:ADL [XL94] J. Xue and P. Lenders. Avoiding data link and computational conflicts in mapping algorithms to lower-dimensional processor arrays. In Ni [Ni94], pages 567 572. ISBN 0-8186-6555-6. LCCN QA76.58.I5 1994. Xue:1991:SCSb [Xue91] Jingling Xue. Specifying control signals for systolic arrays by uniform recurrence equations. Parallel Processing Letters, 1(2):83 93, December 1991. CODEN PPLTEE. ISSN 0129-6264 (print), 1793-642X (electronic). Xue:1992:FSC [Xue92a] J. Xue. The Formal Synthesis of Control Signals for Systolic Arrays. PhD thesis, Department of Computer Science, University of Edinburgh, July 1992. Xue:1992:LRA [Xue93a] [Xue93b] Xue:1993:AAN J. Xue. An algorithm to automate non-unimodular transformations of loop nests. In IEEE [IEE93], pages 512 519. ISBN 0-8186-4221-1 (microfiche), 0-8186-4222-X (case bound). LCCN QA76.58.I42 1993. IEEE catalog number 93TH0584-3; IEEE Computer Society Press order number 4222-02. Xue:1993:NFM J. Xue. A new formulation of mapping conditions for the synthesis of linear systolic arrays. In Dadda and Wah [DW93], pages 297 308. ISBN 0-8186-3492-8 (case), 0-8186-3491-X (microfiche). LCCN TK5102.5.I58 1993. IEEE Computer Society Press order number 3492-02; IEEE catalog number 93TH0572-8. Xue:1994:ANU [Xue94] J. Xue. Automating nonunimodular loop transformations for massive parallelism. Parallel Comput., 20(5):711 728, 1994. CODEN PACOEJ. ISSN 0167-8191 (print), 1872-7336 (electronic). Xue:1995:CFM [Xue92b] J. Xue. On the loading, recovery and access of stationary data in systolic arrays. In Bouge et al. [BCRT92], pages 259 264. ISBN 3-540-55895-0 (Berlin), 0-387-55895-0 (N.Y.). LCCN QA76.58.J65 1992. [Xue95a] J. Xue. Closed-form mapping conditions for the synthesis of linear processor arrays. Journal of VLSI Signal Processing, 10(2):181 199, 1995. CODEN JVSPED. ISSN 0922-5773 (print), 1573-109x (electronic).

REFERENCES 5 Xue:1995:CDL [Xue95b] J. Xue. Constructing DO loops for non-convex iteration spaces in compiling for parallel machines. In IEEE [IEE95], pages 364 368. ISBN 0-8186-7074-6. LCCN QA76.58.I58 1995. IEEE Catalog Number: 95TH8052.