Removing Aluminum Cap in 90 nm Copper Technology

Similar documents
Optimizing Lift-Out. Cheryl Hartfield. Senior Applications Specialist, Omniprobe

Packaging of Selected Advanced Logic in 2x and 1x nodes. 1 I TechInsights

3D Process Modeling - A Novel and Efficient Tool for MEMS Foundry Design Support

Post-Process Process CMOS Front End Engineering With Focused Ion Beams

Schematic creation of MOS field effect transistor.

Fuel Cell Preparation. The anode supported SOFC studied was Ni-YSZ/YSZ/LSM-

Simultaneous OPC- and CMP-Aware Routing Based on Accurate Closed-Form Modeling

CMP Model Application in RC and Timing Extraction Flow

FEI Helios NanoLab 600 TEM specimen prep recipe Nicholas G. Rudawski (352) (office) (805) (cell) Last updated: 07/16/18

Bringing Patterned Media to Production with Value Added Metrology

Defect Repair for EUVL Mask Blanks

Photoresist with Ultrasonic Atomization Allows for High-Aspect-Ratio Photolithography under Atmospheric Conditions

3M TM VCP TM Package Stripline Two Port Characterization. David A. Hanson Division Scientist 3M Microelectronic Packaging

Focused Ion Beam (FIB) Circuit Edit

(12) Patent Application Publication (10) Pub. No.: US 2007/ A1

Planarization of Passivation Layers during Manufacturing Processes of Image Sensors

SURFACE TEXTURE EFFECT ON LUSTER OF ANODIZED ALUMINUM USING 3D PROFILOMETRY

NAND Flash: Where we are, where are we going?

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :

Katana RFx: A New Technology for Testing High Speed RF Applications Within TI

Mm-wave integrated waveguide components in silicon technology

Reverse Engineering Techniques in CMOS Based Non-Volatile Memory (NVM)

Using Sonnet in a Cadence Virtuoso Design Flow

10.4 Interference in Thin Films

Embedded Power Dies for System-in-Package (SiP)

LITHOGRAPHY CHALLENGES FOR LEADING EDGE 3D PACKAGING APPLICATIONS

Failure Analysis of Electrostatic Discharge and Electrical Overstress Failures of GaAs MMIC

Scanning Acoustic Microscopy For Metrology of 3D Interconnect Bonded Wafers

March 15-18, 2015 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive Session 4

Efficient Meshing in Sonnet

0.35um design verifications

Touch/Capacitive Sensor Patrick Coster s

Investigation of the foot-exposure impact in hyper-na immersion lithography when using thin anti-reflective coating

Victory Process. Full Physical 3D Semiconductor Simulator Etching and Deposition Simulation

CMOS TECHNOLOGY- Chapter 2 in the Text

SURFACE BOUNDARY MEASUREMENT USING 3D PROFILOMETRY

Technology and Manufacturing

Scanning Capacitance Microscopy Investigations of Focused Ion Beam Damage in Silicon

Manufacturing Challenges and their Implications on Design

Samsung K9GAG08U0M-PCB0 16 Gbit Multi-Level Cell (MLC) 51 nm Process Technology NAND Flash Memory

Discover 3D measurements for flexible electronics: a metrology masterclass

Matsushita MN2DS0015 System on a Chip for DVD Players 65 nm CMOS Process Structural Analysis

Mounting Instructions for MTP Modules

Test and Measurement Challenges for 3D IC Development. R. Robertazzi IBM Research

OPC flare and optical modeling requirements for EUV

3D technology evolution to smart interposer and high density 3D ICs

IPC-D-859. Design Standard for Thick Film Multilayer Hybrid Circuits ANSI/IPC-D-859. The Institute for. Interconnecting

CARBON FIBER SURFACE MEASUREMENT USING 3D PROFILOMETRY

Application Note. Pyramid Probe Cards

3-D Package Integration Enabling Technologies

How microprobing can attack encrypted memory

Quilt Packaging Microchip Interconnect Technology

3D SoC and Heterogeneous Integrations

Precise flatness measurement

Taming the Challenges of 20nm Custom/Analog Design

SOLAR CELL SURFACE INSPECTION USING 3D PROFILOMETRY

Vertical Conductive Structures

edram to the Rescue Why edram 1/3 Area 1/5 Power SER 2-3 Fit/Mbit vs 2k-5k for SRAM Smaller is faster What s Next?

Monolithic 3D Integration using Standard Fab & Standard Transistors. Zvi Or-Bach CEO MonolithIC 3D Inc.

STEEL SURFACE CHARACTERIZATION USING 3D PROFILOMETRY

Test and Reliability of Emerging Non-Volatile Memories

PYRAMID: A Hierarchical Approach to E-beam Proximity Effect Correction

NT-2300 Series Dual Circuit Track System & Accessories

UDK 3-PE. Extract from the online catalog. Order No.:

21 rue La Nouë Bras de Fer Nantes - France Phone : +33 (0) website :

Functional and Reactive Fluid Deposition Using Xaar Inkjet Simon Kirk Senior Product Manager Stand: A6 514

2/3D Simulation of High Voltage MOSFET. Copyright 2008 Crosslight Software Inc.

SILICON PHOTONICS WAVEGUIDE AND ITS FIBER INTERCONNECT TECHNOLOGY. Jeong Hwan Song

Optical Topography Measurement of Patterned Wafers

Specification of Thin Film Thickness Measuring Equipment

Sample study by 3D optical profiler Contour Elite K for KTH university.

Two Circuit Track Power System IS24 / IS26 / IS28

Bringing 3D Integration to Packaging Mainstream

Equipment Standard Operating Procedure Kimberly Appel

EMPIR Grant Agreement 14IND07 3D Stack

Spectrometers: Monochromators / Slits

Globalization and its Impact on the Probing Process. Alan Romriell (Spansion) Manish Gulati (FormFactor)

Total Inspection Solutions Ensuring Known-Good 3DIC Package. Nevo Laron, Camtek USA, Santa Clara, CA

Process Technologies for SOCs

Cura (Documentation for version )

Phys 102 Lecture 17 Introduction to ray optics

Design Factors Affecting Laser Cutting Parameters Line width Wider lines more heat flow Lines affect spot size larger line: wider spot Lines much

Pushing 193i lithography by Joint optimization of Layout and Lithography

Package level Interconnect Options

Laser texturing solutions

High speed full wafer monitoring of surface, edge and bonding interface for 3D-stacking

UKK 5-DIO/U-O. Extract from the online catalog. Order No.:

STEP HEIGHT MEASUREMENT OF PRINTED ELECTRODES USING 3D PROFILOMETRY

An integrated solution for KGD: At-speed wafer-level testing and full-contact wafer-level burn-in after flip chip bumping

Modeling of Chemical Mechanical Polishing for Shallow Trench Isolation

BRIDGING THE GLOBE WITH INNOVATIVE TECHNOLOGY

2D nano PrintArray Product Data Sheet

Understanding and selecting diffraction gratings

AIXTRON (formerly NanoInstruments) Carbon Nanotube Deposition System

JSM-7900F. Scientific / Metrology Instruments. Schottky Field Emission Scanning Electron Microscope. Ultimate Analytical tool

The Gold Standard for Parasitic Extraction and Signal Integrity Solutions

ANOMALOUS SCATTERING FROM SINGLE CRYSTAL SUBSTRATE

Figure 1: Mesh40/80 (displayed here: Mesh40) showing all dimensions (for Mesh80 in parentheses if different) *

Inspection System for High-Yield Production of VLSI Wafers

Non-destructive, High-resolution Fault Imaging for Package Failure Analysis. with 3D X-ray Microscopy. Application Note

Transcription:

Removing Aluminum Cap in 90 nm Copper Technology Emanuele Capitanio Matteo Nobile Didier Renard ST Microelectronics Agrate (Italy) ST Microelectronics Agrate (Italy) Credence

Content What Alucap is Needs for FIB edits Involving problems Problem solving Results Conclusion

What Alucap is Aluminium structures at the top metal layer electrically floating Alucaps avoid fractures-scrapes on the oxide during passivation deposition process Alucaps keep constant the metal vs. Dielectric density all over the wafer

Needs for FIB edits Remove the intrinsic topography from the top surface to deprocess the successive metal layers Expose uniformly the first underneath metal layer even on the edge of an alucap 8.50 µm 2.50 µm Vision 3D

Problems Spread over the whole surface Alucap is Floating metal Alucap is not planar

Problems Spread over the whole surface Alucap is Floating metal Alucap is not planar

Problems ~1.0µm 2.5µm Spread over the whole surface Alucap is Floating metal Alucap is not planar

Etching Rate Yield FIB Milling Rate Overetching at the edges Slow 90 Fast Incident angle 0º ~80º 0º Copper line exposed 0º 80º

Problem solving

Problem solving Alucap is Floating metal Calibrate the milling time for a given process on a FIB grounded Alu cap

Calibrated values: Passivation Aluminum L shaped Box = 8.5 µm x 8.5 µm x 2.5 µm Passivation Removal Dielectric Etch Ip = 250 pa Time measured = 6 minutes Aluminum Removal Metal Etch = 250 pa Time measured = 7 minutes

~1.0µm 2.5µm Problem solving Spread over the entire surface Alucap is Floating metal Alucap is not planar Etch inside and leave the edges

Alucap Removal First step

Explanation Passivation Removal L shape Box = 8.5 x 8.5 x 2.5 µm3 Dielectric Etch Ip = 250 pa Time Removal = 6 minutes based on calibrated time Aluminum Removal L shape Box = 8.5 x 8.5 x 2.5 µm3 Metal Etch Ip = 250 pa Time Removal = 7 minutes based on calibrated time L shape L shape during the process

Top Oxide & Aluminum Removing Top Passivation removed Aluminum etching Aluminum removed

The Alucap deprocessing can stop if Top view Editable area in the Alucap Alucap removed Alucap not removed

Results from the first step 2.5 um 6.0 um 8.5 um Probe point or cuts are possible below the Alucap Box Size = 2.4um x 3.0um

Alucap Removal Second step

Next step depends on edits Any edit touching or close to the edges requires to get rid of these walls

FIB Milling Rate How to remove the remaining topography? Slow Fast Cu Cu Direct way Way to planarization

Removing «walls» Refill the structure with deposited oxide L shaped Box = 9 x 9µm2 & 3µm width Insulator Deposition Ip = 250 pa Time Deposition = 7 minutes Dielectric Refill Broad area deposition of insulator Box Size = 18 µm x 18 µm Insulator Deposition Ip = 1nA Time Deposition ~30 minutes Broad area deposition

Removing «walls» Broad Insulator deposited The purpose is to planarize the surface by building up a thicker structure on top of the target area Insulator Deposition Removing Box Size = 18 µm by 18 µm Dielectric etch Ip = 1nA Time = 4 minutes Alu cap removed

Alucap Results First Technique: FIB editing area quite small Easy FIB Editing (2 layers under the Alucap) Time to remove the single dummy: about 30 minutes.

Alucap Results First Technique: FIB editing area quite small Easy FIB Editing (2 layers under the Alucap) Time to remove the single dummy: about 30 minutes. Second Technique: Bigger FIB editing area Complex Fib Editing (4-5 layers under the Alucap) Time to remove dummy Alucap: about 50 minutes.

Alucap Results First Technique: FIB editing area quite small Easy FIB Editing (2 layers under the Alucap) Time to remove the single dummy: about 30 minutes. Second Technique: Bigger FIB editing area Conclusion: Complex Fib Editing (4-5 layers under the Alucap) Time to remove dummy Alucap: about 50 minutes. Possible to reach buried metal layers maintaining a planar edit even with high topography on the top