Explore your design space including IBIS AMI models with Advanced Channel Simulation

Similar documents
Validation of Quasi-Analytical and Statistical Simulation Techniques for Multi-Gigabit Interconnect Channels

Leveraging IBIS Capabilities for Multi-Gigabit Interfaces. Ken Willis - Cadence Design Systems Asian IBIS Summit, Shanghai, PRC November 13, 2017

AMI Applications in High-speed Serial Channel Analysis and Measurement Correlation

An Overview of High-Speed Serial Bus Simulation Technologies

Concerns when applying Channel Simulation to DDR4 Interface

Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement

IBIS-ATM Update: SerDes Modeling and IBIS

SerDes Channel Simulation in FPGAs Using IBIS-AMI

IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems

IBIS-AMI Model Simulations Over Six EDA Platforms

Proposal for modeling advanced SERDES

High Speed Digital Design With ADS 2012 and SystemVue 2012

Advanced Jitter Analysis with Real-Time Oscilloscopes

An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation

Understanding IBIS-AMI Simulations

Using IBIS-AMI in the Modeling of Advanced SerDes Equalization for Serial Link Simulation

Building IBIS-AMI Models for DDR5 Applications. Todd Westerhoff, SiSoft

IBIS-AMI: Assumptions, Terminology & Analytical Flows

SPISim StatEye/AMI User s Guide

A New Method For Developing IBIS-AMI Models

Keysight Technologies IBIS-AMI Based Link Analysis of Realistic 56G PAM4 Channels

Understanding IBIS-AMI Simulations

Multi-Gigabit Serial Link Analysis using HSPICE and AMI Models

BIRD AMI Model New IBIS Support

ADS USB 3.1 Compliance Test Bench

Serial Link Analysis and PLL Model

SerDes Modeling: IBIS-ATM & Model Validation July 2007

Automated AMI Model Generation & Validation

UNDERSTANDING IBIS-AMI SIMULATIONS

A Beginner s Guide to SerDes and AMI Modeling. Todd Westerhoff, SiSoft Corey Mathis, MathWorks

Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s

Keysight Technologies EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes. Data Sheet

Agilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes

SerDes Modeling: Demonstrating IBIS-AMI Model Interoperability

Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

Measurement and Simulation of a High- Speed Electro/Optical Channel

PCI Express Link Equalization Testing 서동현

PCI Express 4.0. Electrical compliance test overview

SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

A Modular Platform for Accurate Multi- Gigabit Serial Channel Validation

IEEE Testing Signal Compliance of ZigBee Standard

Optimal Management of System Clock Networks

Modeling MultiGigabit FPGA Channels with Agilent ADS 2008

PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s

How to Solve DDR Parametric and Protocol Measurement Challenges

Keysight Technologies How to Correlate USB Type-C Simulation and Measurement

Signal Integrity Analysis for 56G-PAM4 Channel of 400G Switch

Electrical optimization and simulation of your PCB design

PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers

Making Your Most Accurate DDR4 Compliance Measurements. Ai-Lee Kuan OPD Memory Product Manager

IBIS-AMI Modeling Using Scripts and Spice Models

Solving the challenges posed by Chip/Package/Board Co-Design

Signal Integrity Analysis

Signal Integrity for High Speed Digital Design Introduction

Type-C Technologies and Solutions

90000 DSO/DSA Series Oscilloscopes

Characterize and Debug Crosstalk Issues with Keysight Crosstalk Analysis App

Breakthrough Insight into DDR4/LPDDR4 Memory Greater Than 2400 Mb/s

Achieving PCI Express Compliance Faster

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005

AN-715 APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA Tel: 781/ Fax: 781/

Analyzing Digital Jitter and its Components

Two for One: Leveraging SerDes Flows for AMI Model Development

Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height

Board Design Guidelines for PCI Express Architecture

Allegro Sigrity SI Streamlining the creation of high-speed interconnect on digital PCBs and IC packages

Automotive Ethernet BroadR-Reach

100GEL C2M Channel Analysis Update

High-Speed Jitter Testing of XFP Transceivers

Keysight Technologies Digital Design & Interconnect Standards HARDWARE + SOFTWARE + PEOPLE = DIGITAL INSIGHTS

SV3C DPRX MIPI D-PHY Analyzer. Data Sheet

EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes

Using DATA Files for IBIS-AMI Models

Keysight Technologies Understanding PCI Express 3.0 Physical Layer Transmitter Testing

Using RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission

Ethernet SFF-8431 SFP+ SFF-8635 QSFP+ Compliance and Debug Testing. Anshuman Bhat Product Manager

Comparison of BER Estimation Methods which Account for Crosstalk

Agenda. Time Module Topics Covered. 9:30 11:00 Wireless Technologies that Enable the Connected Car

IGLOO2 Evaluation Kit Webinar

Implementing Multi-Gigabit Serial Links in a System of PCBs

DisplayPort 1.4 Webinar

High-Speed Digital Design & Verification Seminar November Copyright 2013 Agilent Technologies

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009

Virtex-6 FPGA GTX Transceiver Characterization Report

BER- and COM-Way of Channel- Compliance Evaluation: What are the Sources of Differences?

Maximising Serial Bandwidth And Signal Integrity In FPGAs

High Speed Transceiver Debugging NMI FPGA Network 2015 David Taylor Xilinx HSIO AE

The 3S Proposal: A SPICE Superset Specification for Behavioral Modeling

Will Silicon Proof Stay the Only Way to Verify Analog Circuits?

Keysight E2688A, N5384A High-Speed Serial Data Analysis and Clock Recovery Software

HFSS Solver On Demand for Package and PCB Characterization Using Cadence. Greg Pitner

Status Report IBIS 4.1 Macro Working Group

SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007)

High Speed Design Testing Solutions

in Synchronous Ethernet Networks

Achieving UFS Host Throughput For System Performance

Debugging Transceiver Links

QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004

INTERNATIONAL STANDARD

HFSS Solver-On-Demand for Package and PCB Characterization Using Cadence Greg Pitner

Transcription:

Explore your design space including IBIS AMI models with Advanced Channel Simulation Heidi Barnes Vincent Poisson Presenter: May, 2013

Agenda How good is my PHY? Channel Simulation Options Spice (Circuit Level Models) Numeric simulator (Block Level Behavioral Models) Channel Simulation best of both worlds? Understanding and Using Channel Simulation IBIS-AMI models Channel Simulation Typical Channel Simulations Sweep Parameters Crosstalk analysis Mid-Channel Simulation Jitter tolerance analysis Compliance test Conclusion

Agenda How good is my PHY? Channel Simulation Options Spice (Circuit Level Models) Numeric simulator (Block Level Behavioral Models) Channel Simulation best of both worlds? Understanding and Using Channel Simulation IBIS-AMI models Channel Simulation Typical Channel Simulations Sweep Parameters Crosstalk analysis Mid-Channel Simulation Jitter tolerance analysis Compliance test Conclusion

How Good is my PHY? Physical Layer Simulation Challenge

Simulation Options Circuit Simulation Spice w/convolution Pros Circuit level models DC/AC/Time Waveforms at all nodes Can include Technology Can include EM models Can include S-parameters Everyone speaks Spice Cons No DSP functionality Slow 10e6 bits/day or less Very limited BER capability No native Optical support Proprietary model encryption

Simulation Options System Simulation Pros DSP models and functions System Level Measurements Can be fast Can be used to generate C++ Language based models Electrical + Optical Flexible Cons Few circuit models Difficult to include Technology Limited BER capability Can be slow Many different kinds non standard models System Engineer centric

Simulation Options Channel Simulation Pros Waveforms/BER/Bathtubs DSP capability Fast to Extremely Fast Can include EM models Can include S-parameters Linear circuit models Easy to explore DSP vs. Channel Cons Requires specialized TX/RX modeling (IBIS-AMI) Some unfamiliar DSP concepts Evolving standard

Agenda How good is my PHY? Channel Simulation Options Spice (Circuit Level Models) Numeric simulator (Block Level Behavioral Models) Channel Simulation best of both worlds? Understanding and Using Channel Simulation IBIS-AMI models Channel Simulation Typical Channel Simulations Sweep Parameters Crosstalk analysis Mid-Channel Simulation Jitter tolerance analysis Compliance test Conclusion

Understanding and Using Channel Simulation IBIS-AMI models and the Channel Simulator Channel Simulation is best covered in two topics: 1. IBIS-AMI models, which are necessary to represent TX, RX and Mid-channel functions in a Channel Simulation 2. Channel Simulation as a technique how does it work and what are the benefits?

IBIS-AMI - What is It? AMI stands for Algorithmic Modeling Interface. AMI was the main addition to the IBIS specification in version 5.0. Extension from analog-only buffers to Algorithmic Modeling: equalizers, CDR, etc. The IBIS AMI Connection AMI models are extensions to IBIS models: transmitters are defined within the output or enabled I/O IBIS models; receivers are defined within the input, terminators or disabled I/O IBIS models. As for all IBIS components, description starts with an IBIS text file (xxxxx.ibs). An IBIS [Model] may include a new section [Algorithmic Model]. [End Algorithmic Model]. That section provides details that point to the external files describing and executing the AMI model.

IBIS: Input/Output Buffer Information Specification IBIS Open Forum is an organization developing industry standards http://www.eda-stds.org/ibis/ IBIS 5.0 ratified August 2008 adds an Algorithmic Modeling Interface (AMI) flow as an alternate to the traditional flow Agilent supports IBIS: Two Agilent experts serve on IBIS Open Forum SystemVue AMI Modeling Kit for AMI model builders (typically IC vendors) Channel Simulator in ADS Transient Convolution for model users (both IC vendors and OEMs)

What Does IBIS AMI Flow Offer? Portability & IP Protection: One IC model runs in many EDA tools, without the need for non-portable, proprietary encryption keys Interoperability: IC Vendor A IC Vendor B Performance: Ultralow BER contours in seconds not days Flexibility: Simulator has statistical and bit-by-bit ( time domain ) modes Models can have LTI and/or NLTV algorithms IC vendor can expose arbitrary model-parameters Optimization: Simulator can sweep modelspecific parameters quickly

Channel Simulation with IBIS AMI Enables Low BER ~10-3 ~10-6 ~10-16 25 hours 12 minutes 40 seconds Low BER simulations are achieved in seconds not hours, enabling efficient design topology exploration and optimization.

Channel Simulator Methodology 1. Step response is calculated for Channel 2a. Bit by bit mode : Superposition of bits ISI 2b. Statistical mode : Statistical techniques A full transient simulation is used for this step highly accurate Ref: Fangyi Rao, Vuk Borich, Henock Abebe, Ming Yan. Rigorous Modeling of Transmit Jitter for Accurate and Efficient Statistical Eye Simulation, DesignCon 2010

Typical Channel Simulation results Eye Performances BER contour Bathtub curves

STRADA Whisper 11.5 System (w/ Cables) Verification of Simulated data Short, High-Quality Channel Eyes measured with Scope S-parameters measured and run in fast statistical simulators Scope ADS Overlay (Red Contour) Height: 33% Width: 63% Height: 40% Width: 74% Special thanks to Chad Morgan, TE Connectivity for providing measured and simulated data for STRADA Whisper and HM-Zd backplanes 6.25 Gbps PRBS 2 31 10-15 Contour 12.5 Gbps PRBS 2 31 10-15 Contour Height: Closed Width: Closed Height: 6% Width: 28%

Agenda How good is my PHY? Channel Simulation Options Spice (Circuit Level Models) Numeric simulator (Block Level Behavioral Models) Channel Simulation best of both worlds? Understanding and Using Channel Simulation IBIS-AMI models Channel Simulation Typical Channel Simulations Design Space exploration with swept parameters Crosstalk analysis Mid-Channel Simulation Jitter tolerance analysis Compliance test Conclusion

Design Space exploration with swept parameters Transmitter Taps Components DataRate Receiver Equalization Process Parameters Physical constraints

Results of a AMI Parameter Sweep Slider with marker m1 used to select data for a specific EQ tap value

Crosstalk Simulation Agressor Xtlk Signal Path Agressor No Xtlk Tx AMI model can be used as both victim Tx and aggressor Tx. Rx AMI model can be used as both victim Rx and aggressor Rx. Victim and aggressor channels can have different data rates and bit patterns.

Measurement Waveform Bridge ADS Channel Simulation Waveform Output Export to Infiniiview ADS Eye Diagram Export to FlexDCA

USB3 Compliance Testbench Jitter tolerance Tx 5Gbps + Jitter 50MHz/40ps Jitter Decomposition Time Interval Error, Bathtub curves Export waveform to Infiniiview and get access to EZJIT and Test compliance

Post-Layout DDR3 Test Bench with Infiniium Test Compliance WaveformBridge enables the same Compliance Test Verification for both measured and simulated data for improved correlation and converging terminology.

Instrument Test Compliance Application Requires a Valid Read/Write Pre-Amble for the Data Burst Pre-Amble DQS Tri-State then High then Low Figure 3: Pattern Generation Figure 4: Pattern Generation Sub-circuit

Infiniium DDR3 Test Compliance Application Test Compliance Application set to use stored off-line Data

Test Compliance Application Report

Agenda How good is my PHY? Channel Simulation Options Spice (Circuit Level Models) Numeric simulator (Block Level Behavioral Models) Channel Simulation best of both worlds? Understanding and Using Channel Simulation IBIS-AMI models Channel Simulation Typical Channel Simulations Design Space exploration with swept parameters Crosstalk analysis Mid-Channel Simulation Jitter tolerance analysis Compliance test Conclusion

Conclusion Channel simulation of SERDES with the IBIS AMI flow offers many advantages over other techniques including interoperability, portability, performance, flexibility, optimization, and IP protection. We expect it to become the gold standard in chip-to-chip link simulation in the future. Without Eq With Eq If you d like to try this technique on your project, feel free to ask for an evaluation license on you feedback form!