Capable of adjusting detection timings for start bit and data bit

Similar documents
Base Timer Channel (BT) Features. General Description. When to Use a PDL_BT Component 1.0

Multifunction Serial Interface (PDL_MFS) Features. General Description. When to Use a PDL_MFS Component. Quick Start 1.0

Setting Oscillation Stabilization Wait Time of the main clock (CLKMO) and sub clock (CLKSO)

PSoC Creator Quick Start Guide

Use the Status Register when the firmware needs to query the state of internal digital signals.

One 32-bit counter that can be free running or generate periodic interrupts

This section describes the various input and output connections for the SysInt Component.

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show.

Digital Multiplexer and Demultiplexer. Features. General Description. Input/Output Connections. When to Use a Multiplexer. Multiplexer 1.

This input determines the next value of the output. The output does not change until the next rising edge of the clock.

Digital Logic Gates. Features. General Description. Input/Output Connections. When to Use a Logic Gate. Input 1. Input 2. Inputs 3-8 * 1.

Use the Status Register when the firmware needs to query the state of internal digital signals.

PSoC 6 Current Digital to Analog Converter (IDAC7)

The AMuxSeq is capable of having between 2 and 32 analog inputs. The paired inputs are present when the MuxType parameter is set to "Differential.

Optional Pause Pulse for constant frame length of 282 clock ticks

Automatic reload of the period to the count register on terminal count

Use a DieTemp component when you want to measure the die temperature of a device.

For More Information Please contact your local sales office for additional information about Cypress products and solutions.

Analog Multiplexer (AMux) Features. General Description. Input/Output Connections. When to Use an AMux Single or differential connections

PSoC 4 Current Digital to Analog Converter (IDAC)

Comparator (Comp) Features. General Description. When to use a Comparator Low input offset. User controlled offset calibration

THIS SPEC IS OBSOLETE

ModusToolbox USB Configurator Guide

Supports a range of speeds of external memories (from 5 to 200 ns) Supports external memory power-down, sleep, and wakeup modes

CE CY8CKIT-042-BLE F-RAM Data Logger

EZ-PD Analyzer Utility User Guide

W H I T E P A P E R. Timing Uncertainty in High Performance Clock Distribution. Introduction

Cypress BLE-Beacon ios App User Guide

For More Information Please contact your local sales office for additional information about Cypress products and solutions.

Configurable transfer modes: single transfer, 1D transfer (using X loop) and 2D transfer (using both X and Y loops).

W H I T E P A P E R. Introduction. Devices. Energy Comparison of Cypress F-RAM and EEPROM

CE95314 PSoC 3, PSoC 4, and PSoC 5LP EZI2C

Scanning Comparator (ScanComp) Features. General Description. Input/Output Connections. When to Use a Scanning Comparator. clock - Digital Input* 1.

AN F²MC-16FX Family, I2C. Contents. 1 Introduction. This application note describes how to communicate via I2C with a Serial EEPROM.

FM3 Family Motor Graphical Interface User Manual

F²MC-8FX Family MB95200H/210H Series Capacitance Touch Sensor

Supports Analog, Digital I/O and Bidirectional signal types

The Emulated EEPROM Component should be used to store nonvolatile data on a target device.

TI: Uses a short pulse on spi_select to indicate start of transaction. National Semiconductor (Microwire): Transmission and Reception occur separately

Shift Register. Features. General Description 1.20

AN FR Family, MB91F467S Emulation. 1 Introduction. 2 Hardware Setup. 2.1 Required parts

Use the Status Register when the firmware needs to query the state of internal digital signals.

BGM Adaptor MB E Operation Manual. 8FX Family 8-bit Microcontroller. Doc. # Rev. *A

Nine-Output 3.3 V Buffer

For More Information Please contact your local sales office for additional information about Cypress products and solutions.

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show.

Chip Errata for the MB96300/MB96600 Series MOVS/MOVSW Overlap of source and destination region, F 2 MC-16FX Microcontroller

Peripheral Driver Library (PDL) Component (PDL Application Programming Interface (API) only)

EZ I2C Slave. Features. General Description. When to use a EZ I 2 C Slave Industry standard Philips I 2 C bus compatible interface

Master modes provide all functionality necessary to work in a multi-master environment.

Use the Status Register when the firmware needs to query the state of internal digital signals.

PSoC Creator 4.2 Production Release Notes

Sequencing Successive Approximation ADC (ADC_SAR_Seq) Features. General Description. When to Use the ADC_SAR_Seq Supports PSoC 5LP devices

FM Universal Peripheral Driver Library Quick Start Guide

MB39C811-EVB-03. PMIC for Solar/Vibration Energy Harvesting, Evaluation Board Operation Guide. Doc. No Rev. *B

FM4 S6E2Cx Series Over The Air Update 32-Bit Microcontroller With Embedded Dual Flash

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show.

CY8CKIT-002. PSoC MiniProg3 Program and Debug Kit Guide. Doc. # Rev. *H

External Library. Features. General Description 1.0. The library provides documentation for external components

FM0+ Family S6E1A1 Series, Flash Programming Guide

PSoC 1 In-Circuit Emulator Development Kit Guide

Version February 02, 2018

PSoC 4 Voltage Comparator (Comp) Features. General Description. When to Use Comparator Low input offset. User controlled offset calibration

Voltage Reference (Vref) Features. General Description. Input/Output Connections. When to Use a Vref Voltage references and supplies

Cypress EZ-PD Configuration Utility User Manual

CE PSoC 4: Time-Stamped ADC Data Transfer Using DMA

Operational Amplifier (Opamp) Features. General Description. Input/Output Connections. Noninverting Analog Follower or Opamp configuration

Comparator (Comp) Features. General Description. When to use a Comparator 1.60

FR Family SOFTUNE Workbench User's Manual for V6

GPIF II Designer - Quick Start Guide

PSoC 1 I 2 C Bootloader

The color of the Clock component waveform symbol will change based on the clock's domain (as shown in the DWR Clock Editor), as follows:

Cypress HX2VL Configuration Utility Blaster User Guide

PSoC 4 Operational Amplifier (Opamp) Features. General Description. When to Use the Opamp Follower or Opamp configuration

CE56273 Associated Part Families: CY8C38xx/CY8C55xx Software: PSoC Creator Related Hardware: CY8CKIT-001 Author: Anu M D

CY4701 EZ-USB GX3 Reference Design Guide

Graphic LCD Interface (GraphicLCDIntf) Features. General Description. When to Use a GraphicLCDIntf 1.80

PSoC 4 Low Power Comparator (LPComp) Features. General Description. When to Use a LPComp 2.0. Low input offset. User controlled offset calibration

16-Mbit (512 K words 32 bits) Static RAM with Error-Correcting Code (ECC)

Filter_ADC_VDAC_poll Example Project Features. General Description. Development Kit Configuration

Writing to Internal Flash in PSoC 3 and PSoC 5

HX2VL Development Kit Guide. Doc. # Rev. *A

CY7C603xx CYWUSB

For one or more fully configured, functional example projects that use this user module go to

HX2VL Development Kit Guide. Doc. # Rev. **

PSoC Creator Component Datasheet

16-Bit Hardware Density Modulated PWM Data Sheet

8 to 1 Analog Multiplexer Datasheet AMux8 V 1.1. Features and Overview

THIS SPEC IS OBSOLETE

Cypress Peripheral Driver Library v2.1 Quick Start Guide

Cypress HX2VL Configuration Utility Blaster User Guide

EZ-PD Dock Reference Design Guide

AN SIO Tips and Tricks in PSoC 3 / PSoC 5. Application Note Abstract. Introduction

FM4 S6E2H-Series Starter Kit Guide

EZ I 2 C Slave. Features. General Description. When to use a EZ I 2 C Slave 1.50

CCG2 Power Adapter Reference Design and API Guide. Doc. No Rev.**

LPF (Optional) CY8C24x93. Without LPF and ISR to 3* With LPF only** to 3* With ISR only to 3*

4 to 1 Analog Multiplexer Data Sheet

Controller Continuum. for Microcontrollers V6.3. Quick Start

Hardware Design Guidelines for Using EZ-PD CCG3PA Devices in Power Adapter Applications

Transcription:

PSoC Creator Component Datasheet Remote Control (PDL_RC) 1.0 Features Up to 2 Channels HDMI-CEC/ High Definition Multimedia Interface Consumer Electronics Control transmitter/receiver SIRCS/Sony Infrared Remote Control mode NEC/Association for Electric Home Appliances mode Capable of adjusting detection timings for start bit and data bit Equipped with noise filter General The Peripheral Driver Library (PDL) Remote Control (PDL_RC) component is a multifunctional peripheral block with the following operational modes: SIRCS, NEC, CEC_Rx, CEC_Tx. Each mode is available as a pre-configured schematic in the PSoC Creator Component Catalog. This component uses firmware drivers from the PDL_DMA module, which is automatically added to your project after a successful build. When to Use a PDL_RC Component Use the PDL_RC component for receiving HDMI-CEC signals and infrared remote control signals. Quick Start 1. Drag a PDL_RC component from the Component Catalog FMx/Communication/Remote Control/ folder onto your schematic. The placed instance takes the name RC_1. Cypress Semiconductor Corporation 198 Champion Court San Jose, CA 95134-1709 408-943-2600 Document Number: 002-15649 Rev. ** Revised September 22, 2016

Remote Control (PDL_RC) PSoC Creator Component Datasheet 2. Double-click to open the component s Configure dialog. 3. On the Basic tab select the configuration of the component. 4. Depending on the selected component configuration, there will be added tab(s) with specific parameters 5. Assign pins in your device using the Pin Editor. If you are creating a design for a development kit, refer the kit User Guide for suitable pin assignments. 6. Build the project to verify the correctness of your design. This will add the required PDL modules to the Workspace Explorer and generate configuration data for the RC_1 instance. 7. In the main.c file, initialize the peripheral and start the application. RC_1_SetPinFunc_CEC(); Rc_Rx_Cec_Init(&RC_1_HW,&RC_1_Config); 8. Build and program the device. Component Parameters The PDL_RC component Configure dialog allows you to edit the configuration parameters for the component instance. General Tab This tab contains the component parameters used in the general peripheral initialization settings. RCConfig Selects the timer operating mode to one of the following modes: Unconfigured This is the default mode. The RC component must be configured at run time when configured in this mode. SIRCS - configured to be in SIRCS mode. NEC - configured to be in NEC mode. CEC_Rx - configured to be in CEC receiver mode. CEC_Tx configured to be in CEC transmitter mode. Interrupts Tab This tab contains the Interrupt configuration settings. btouchnvic brcrxsircsackirq Install interrupts in NVIC. ACK detection interrupt enable. Visible when SIRCS mode Page 2 of 8 Document Number: 002-15649 Rev. **

PSoC Creator Component Datasheet Remote Control (PDL_RC) pfnrcrxsircsackirqcb brcrxsircscntovfirq pfnrcrxsircscntovfirqcb brcrxsircsstartirq pfnrcrxsircsstartirq brcrxnecackirq pfnrcrxnecackirqcb brcrxneccntovfirq brcrxnecrepeatcodeirq pfnrcrxneccntovfirqcb pfnrcrxnecrepeatcodeirqcb brcrxnecstartirq pfnrcrxnecstartirqcb brcrxcecackirq pfnrcrxcecackirqcb brcrxceccntovfirq brcrxcecmaxdatairq brcrxcecmindatairq pfnrcrxceccntovfirqcb pfnrcrxcecmaxdatairqcb pfnrcrxcecmindatairqcb Callback routine for ACK detection interrupt. Note: this generates a declaration only - USER must implement Visible when SIRCS mode Counter overflow interrupt enable. Visible when SIRCS mode Callback routine for counter overflow interrupt. Note: this generates a declaration only - USER must implement Visible when SIRCS mode Start bit detection interrupt enable. Visible when SIRCS mode Callback routine for start bit detection interrupt. Note: this generates a declaration only - USER must implement Visible when SIRCS mode ACK detection interrupt enable. Visible when NEC mode Callback routine for ACK detection interrupt. Note: this generates a declaration only - USER must implement Visible when NEC mode Counter overflow interrupt enable. Visible when NEC mode Repeat code interrupt enable. Visible when NEC mode Callback routine for counter overflow interrupt. Note: this generates a declaration only - USER must implement Visible when NEC mode Callback routine for repeat code interrupt. Note: this generates a declaration only - USER must implement Visible when NEC mode Start bit detection interrupt enable. Visible when NEC mode Callback routine for start bit detection interrupt. Note: this generates a declaration only - USER must implement Visible when NEC mode ACK detection interrupt enable. Visible when CEC_Rx mode Callback routine for ACK detection interrupt. Note: this generates a declaration only - USER must implement Visible when CEC_Rx mode Counter overflow interrupt enable. Visible when CEC_Rx mode Enable maximum data bit width violation detection interrupt. Visible when CEC_Rx mode Enable minimum data bit width violation detection interrupt. Visible when CEC_Rx mode Callback routine for counter overflow interrupt. Note: this generates a declaration only - USER must implement Visible when CEC_Rx mode Callback routine for maximum data width violation interrupt. Note: this generates a declaration only - USER must implement Visible when CEC_Rx mode Callback routine for minimum data width violation interrupt. Note: this generates a declaration only - USER must implement Visible when CEC_Rx mode Document Number: 002-15649 Rev. ** Page 3 of 8

Remote Control (PDL_RC) PSoC Creator Component Datasheet brcrxcecstartirq pfnrcrxcecstartirqcb brctxcecbuserrorirq Start bit detection interrupt enable. Visible when CEC_Rx mode Callback routine for start bit detection interrupt. Note: this generates a declaration only - USER must implement Visible when CEC_Rx mode Bus error interrupt enable. Visible when CEC_Tx mode pfnrctxirqbuserrorcb Callback routine for bus error interrupt. Note: this generates a declaration only - USER must implement Visible when CEC_Tx mode brctxcecstatusirq Tx status interrupt enable. Visible when CEC_Tx mode pfnrctxirqtxstatuscb Callback routine for Tx status interrupt. Note: this generates a declaration only - USER must implement Visible when CEC_Tx mode Timing Tab This tab contains the Timing configuration settings. ensrcclk u16divval enoverflowcycle RC source clock. Source clock divider. Time before overflow. Visible when SIRCS or NEC or CEC_Rx mode is Receive Tab This tab contains the Timing configuration settings. This tab is visible when SIRCS or NEC, or CEC_Rx mode is selected baddrcmpen u8addr1 u8addr2 enthresholdtype u8minpulsewidth u8repeatwidth u8startbitwidth u8thresholdwidth Compare against address in the address register. Visible when SIRCS or NEC, or CEC_Rx mode is RC receiver address 1 to compare with device address. Visible when SIRCS or NEC, or CEC_Rx mode is RC receiver address 2 to compare with device address. Visible when SIRCS or NEC, or CEC_Rx mode is Threshold type. Visible when SIRCS or NEC, or CEC_Rx mode is selected Minimum pulse duration. Repeat code width. Visible when NEC mode Duration of the start bit. Visible when SIRCS or NEC, or CEC_Rx mode is Threshold width. Visible when SIRCS or NEC, or CEC_Rx mode is Page 4 of 8 Document Number: 002-15649 Rev. **

PSoC Creator Component Datasheet Remote Control (PDL_RC) bbuserrorpulseoutput bmaxdatabitdetect bmindatabitdetect u8maxdatawidth u8mindatawidth Enable Bus error pulse detection. Visible when CEC_Rx mode is Enable maximum data bit detection. Visible when CEC_Rx mode is Enable minimum data bit detection. Visible when CEC_Rx mode is Maximum data width. Visible when CEC_Rx mode is Minimum data width. Visible when CEC_Rx mode is Transmit Tab This tab contains the Interrupt configuration settings. This tab is visible when CEC_Tx mode u8freecycle Signal free time. Component Usage After a successful build, firmware drivers from the PDL_RC module are added to your project in the pdl/drivers/rc folder. Pass the generated data structures to the associated PDL functions in your application initialization code to configure the peripheral. Generated Data The PDL_RC component populates the following peripheral initialization data structure(s). The generated code is placed in C source and header files that are named after the instance of the component (e.g. RC_1_config.c). Each variable is also prefixed with the instance name of the component. Data Structure Type Name stc_rc_rx_sircs_irq_en_t RC_1_IrqEn Interrupt enable structure. Generated if the SIRCS mode stc_rc_rx_sircs_irq_cb_t RC_1_IrqCb Interrupt callback structure. Generated if the SIRCS mode stc_rc_rx_sircs_config_t RC_1_Config Configuration structure. Generated if the SIRCS mode stc_rc_rx_nec_irq_en_t RC_1_IrqEn Interrupt enable structure. Generated if the NEC mode stc_rc_rx_nec_irq_cb_t RC_1_IrqCb Interrupt callback structure. Generated if the NEC mode stc_rc_rx_nec_config_t RC_1_Config Configuration structure. Generated if the NEC mode stc_rc_rx_cec_irq_en_t RC_1_IrqEn Interrupt enable structure. Generated if the CEC_Rx mode Document Number: 002-15649 Rev. ** Page 5 of 8

Remote Control (PDL_RC) PSoC Creator Component Datasheet Data Structure Type Name stc_rc_rx_cec_irq_cb_t RC_1_IrqCb Interrupt callback structure. Generated if the CEC_Rx mode stc_rc_rx_cec_config_t RC_1_Config Configuration structure. Generated if the CEC_Rx mode stc_rc_tx_cec_irq_en_t RC_1_IrqEn Interrupt enable structure. Generated if the CEC_Tx mode stc_rc_tx_cec_irq_cb_t RC_1_IrqCb Interrupt callback structure. Generated if the CEC_Tx mode stc_rc_tx_cec_config_t RC_1_Config Configuration structure. Generated if the CEC_Tx mode Once the component is initialized, the application code should use the peripheral functions provided in the referenced PDL files. Refer to the PDL documentation for the list of provided API functions. To access this document, right-click on the component symbol on the schematic and choose Open API Documentation option in the drop-down menu. Preprocessor Macros The RC component generates the following preprocessor macro(s). Note that each macro is prefixed with the instance name of the component (e.g. RC_1 ). Macro RC_1_SetPinFunc_CEC RC_1_HW Macro to assign RC CEC signal in the device pin. Hardware pointer to the block instance in the device. This should be used in all API calls when specifying the block to access. Data in RAM The generated data may be placed in flash memory (const) or RAM. The former is the more memory-efficient choice if you do not wish to modify the configuration data at run-time. Under the Built-In tab of the Configure dialog set the parameter CONST_CONFIG to make your selection. The default option is to place the data in flash. Interrupt Support If the RC component is specified to trigger interrupts, it will generate the callback function declaration that will be called from the RC ISR. The user is then required to provide the actual callback code. If a null string is provided the struct is populated with zeroes and the callback declaration is not generated. In that case it is the user s responsibility to modify the struct in firmware. The component generates the following function declarations. Page 6 of 8 Document Number: 002-15649 Rev. **

PSoC Creator Component Datasheet Remote Control (PDL_RC) Function Callback RC_1_RcRxSircsStartIrqCb RC_1_RcRxSircsAckIrqCb RC_1_RcRxSircsCntOvfIrqCb RC_1_RcRxNecStartIrqCb RC_1_RcRxNecAckIrqCb RC_1_RcRxNecCntOvfIrqCb RC_1_RcRxNecRepeatCodeIrqCb RC_1_RcRxCecStartIrqCb RC_1_RcRxCecAckIrqCb RC_1_RcRxCecCntOvfIrqCb RC_1_RcRxCecMinDataIrqCb RC_1_RcRxCecMaxDataIrqCb RC_1_RcTxCecBusErrorIrqCb RC_1_RcTxCecAckIrqCb Start interrupt callback function. Generated if the SIRCS mode Note: this generates a declaration only - USER must implement the function. ACK interrupt callback function. Generated if the SIRCS mode Note: this generates a declaration only - USER must implement the function. Counter overflow interrupt callback function. Generated if the SIRCS mode Start interrupt callback function. Generated if the NEC mode Note: this generates a declaration only - USER must implement ACK interrupt callback function. Generated if the NEC mode Note: this generates a declaration only - USER must implement Counter overflow interrupt callback function. Generated if the NEC mode Repeat code interrupt callback function. Generated if the NEC mode Start interrupt callback function. Generated if the CEC_Rx mode Note: this generates a declaration only - USER must implement the function. ACK interrupt callback function. Generated if the CEC_Rx mode Note: this generates a declaration only - USER must implement the function. Counter overflow interrupt callback function. Generated if the CEC_Rx mode Note: this generates a declaration only - USER must implement Minimum data interrupt callback function. Generated if the CEC_Rx mode Maximum data interrupt callback function. Generated if the CEC_Rx mode Bus error interrupt callback function. Generated if the CEC_Tx mode Transfer status interrupt callback function. Generated if the CEC_Tx mode Document Number: 002-15649 Rev. ** Page 7 of 8

Remote Control (PDL_RC) PSoC Creator Component Datasheet Code Examples and Application Notes There are numerous code examples that include schematics and example code available online at the Cypress Code Examples web page. Cypress also provides a number of application notes describing how FMx devices can be integrated into your design. You can access the Cypress Application Notes search web page at www.cypress.com/appnotes. Resources The PDL_RC component uses the RC (Remote Control) peripheral block. References FM0+ Family of 32-bit ARM Cortex -M0+ Microcontrollers Peripheral Manuals Cypress FM0+ Family of 32-bit ARM Cortex -M0+ Microcontrollers Component Changes This section lists the major changes in the component from the previous version. Version of Changes Reason for Changes / Impact 1.0 Initial Version Cypress Semiconductor Corporation, 2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ( Cypress ). This document, including any software or firmware included or referenced in this document ( Software ), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress s patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited. TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ( Unintended Uses ). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products. Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners. Page 8 of 8 Document Number: 002-15649 Rev. **