i.mx 6UltraLite Product Usage Lifetime Estimates

Similar documents
i.mx 6ULL Product Usage Lifetime Estimates

i.mxrt1050 Product Lifetime Usage Estimates

i.mx 7 Dual/Solo Product Lifetime Usage

i.mx 6Solo/6DualLite Product Lifetime Usage Estimates

i.mxrt1060 Product Lifetime Usage Estimates

Power Consumption and Measurement of i.mx RT1020

Getting Started with the MCU Flashloader

Building U-Boot in CodeWarrior ARMv8

Processor Expert Software for i.mx Processors Version 1.0

How to use FlexMemory as D-Flash and EEPROM in KE1xF

Using FCCU on MPC5744P

MCUXpresso SDK USB Power Delivery

Kinetis USB-KW41Z Wireless Protocol Sniffer Quick Start Guide

AN5016. Trigonometry approximations. Document information

How to Enable Boot from QSPI Flash

Configuring DDR in U-Boot using QCVS

FRDM-K64F Board Errata

Configure QSPI Bus Width and Frequency in Pre-Boot Loader Stage on QorIQ LS Series Processors

Working around ERR7026 according to application needs

Smart Plug Software Design Reference Manual

Getting Started with Freescale MQX RTOS for Kinetis SDK and MDK-ARM Keil

Getting Started with MCUXpresso SDK CMSIS Packs

i.mx 6ULL Migration Guide

Offline Flash Programmer for Kinetis K- and L-series MCUs

i.mx 6ULZ Migration Guide

MQX RTOS Release Notes for Kinetis SDK v1.2.0 for KL33Z64 for FRDM-KL43Z Freescale Freedom Development Platform

MQX RTOS Release Notes for Kinetis SDK FRDM- KV10Z Freescale Freedom Development Platform

Using VRC_CTL to Control an External VDD_LV Supply on the MPC5748G

KW41Z IEEE and BLE Coexistence Performance

Freedom FRDM-MC-LVBLDC Development Platform User s Guide

How to Implement USB Suspend/Resume Feature with MCUXpresso SDK USB Stack

WPR1500-LDO MP Receiver V2.1 Reference Design User s Guide

How to Reduce SoC Power when Running M4 with A53 on i.mx8m

General C Functions for the etpu Covers the MCF523x, MPC5500, MPC5600, MPC5700, MPX40 and all etpu-equipped Devices

Single Chip Module (SCM) Package-on- Package (PoP) Assembly Guide

Emulating I2S bus on KE06

Using an External GCC Toolchain with CodeWarrior for Power Architecture

Migrating Applications from MC9S12VR64 to MC9S12VR32 by: Manuel Rodríguez

S12Z MagniV LIN Bootloader

How to setup pre-build steps in CodeWarrior for Microcontrollers v10.x

Measuring Interrupt Latency

IMXPINSQSUG Quick Start Guide on Pins Tool for i.mx Processors

PICO-i.MX6UL Development Platform for Android Things Quick Start Guide

SPI topics: watchdog, serial output and parity check

DDR Validation Tool Getting Started Guide

Getting Started with Freescale MQX RTOS for Kinetis SDK and ARM GCC

WCT1011A/WCT1013A Automotive MP-A9 V4.0 Run-Time Debugging

Collect Linux Hardware Trace for ARMv8 User Space and Kernel Space Applications

MMPF0100 Errata for Mask 1N47F and 1N18J

Three-Phase Power Meter Hardware Design Reference Manual

QN9080 QN908x RF Certification Guide

Adding a run control interface into an existing CodeWarrior for MCU v10.x project

Kinetis KE1xF512 MCUs

Collecting Linux Trace without using CodeWarrior

Getting Started with Pins Tool User's Guide

HVP-KV10Z32 User s Guide

PMSM Field-Oriented Control Using MC56F84789 DSC With Encoders Demo Guide

Kinetis Bootloader v1.2.0 Release Notes

MIMXRT1020 EVK Board Hardware User s Guide

Kinetis Flash Tool User's Guide

MCU Bootloader Release Notes

i.mx 6 Android JB 4.3_1.1.1 Patch Release Notes

MP3V5050, 0 to 50 kpa, Differential, and Gauge Pressure Sensor

Exception and fault checking on S32K1xx

Using DMA for Pulse Counting on S32K

PCIe Certification Guide for i.mx 6Dual/6Quad and i.mx 6Solo/6DualLite

QCVS Frame Distributor Wizard User Guide

TWR-LS1021A Getting Started

Emulating Dual SPI Using FlexIO

MPC7410 RISC Microprocessor Hardware Specifications Addendum for the MPC7410TxxnnnLE Series

Getting Started with MQX RTOS for Kinetis SDK

S32K1xx Bootloader. 1. Introduction. 2. Architecture description. NXP Semiconductors. Application Notes Rev. 1, 10/2018. Contents

Kinetis SDK Release Notes for the TWR-K24F120M Tower System Module

HVP-KV31F120M User s Guide

CodeWarrior Development Studio Processor Expert RTOS Adapter User Guide

Quick Start Guide for FRDM-FXS-MULTI-B

MF1 MOA4 S50. Contactless Chip Card Module Specification. This document gives specifications for the product MF1 MOA4 S50.

1.3 General Parameters

Generating a Quick and Controlled Waveform With the DAC

Broadband system applications i.e. WCDMA, CATV, etc. General purpose Voltage Controlled Attenuators for high linearity applications

Kinetis Flash Tool User's Guide

Using the i.mx RT FlexRAM

Flash Core Voltage Supply Requirements and Considerations

TWR-KV10Z32 Sample Code Guide for CodeWarrior Board configuration, software, and development tools

Getting Started with Freescale MQX RTOS for Kinetis SDK and Kinetis Design Studio IDE

CodeWarrior Development Studio for StarCore 3900FP DSP v SP3 Release Notes

Using the i.mxrt L1 Cache

Load Position-Independent Code (PIC) on a Kinetis Platform Using the IAR EWARM Compiler

ORDERING INFORMATION # of Ports Pressure Type Device Name

MCUXpresso SDK USB Stack Composite Device User s Guide

Kinetis Updater User's Guide

TWR-KV10Z32 Sample Code Guide for IAR Board configuration, software, and development tools

MP3V5050V, -50 to 0 kpa, Gauge Pressure Sensor

Using the Xtrinsic FXLS8471CQ Transient-Acceleration Function

QCVS SerDes Tool User Guide

MPXHZ6130A, 15 to 130 kpa, Absolute, Integrated Pressure Sensor

i.mx31 PDK Power Measurement with GUI

IMPORTANT NOTICE. use

Developing a Camera Application with i.mx RT Series

KIT34901EFEVB Evaluation Board

Transcription:

NXP Semiconductors Document Number: AN5198 Application Notes Rev. 2, 08/2016 i.mx 6UltraLite Product Usage Lifetime Estimates 1. Introduction This document describes the estimated product lifetimes for the i.mx 6UltraLite applications processors, based on the criteria used in the qualification process. The product lifetimes described in this document are estimates and do not represent a guaranteed life time for a particular product. The i.mx 6 series consists of an extensive number of processors that deliver a wide range of processing and multimedia capabilities across various qualification levels. This document provides guidance on interpreting the i.mx 6UltraLite qualification levels in terms of the target operating frequency of the device, the maximum supported junction temperature (Tj) of the processor, and how this relates to the lifetime of a device. Each qualification level supported (commercial, industrial, automotive) defines the number of Power-on Hours (PoH) available to the processor under a given set of conditions, such as: Contents 1. Introduction... 1 2. Device Qualification Level and Available PoH definitions 3 2.1. Commercial qualification... 3 2.2. Automotive qualification... 4 2.3. Industrial qualification... 6 3. Combining Use Cases... 8 3.1. Switching between two power states with different temperatures... 8 3.2. Switching between two power states with different voltages 9 4. Revision History... 10 2016 NXP B.V.

Device Qualification Level and Available PoH definitions The target frequency for the application (consumer, industrial, automotive) The target frequency is determined by the input voltage to the processor s core complex (VDD_SOC_IN) The use of the LDO enabled or the LDO bypass modes. When using the LDO bypass mode, do not set the target voltage to the minimum specified in the datasheet. All power-management ICs have allowable tolerances. Set the target voltage higher than the minimum specified voltage to account for the tolerance of the PMIC. The LDO-enabled mode uses the regulators on the i.mx 6UltraLite. These regulators are well-characterized and you may set them to output an exact minimum specified voltage. To achieve higher PoH, use the LDO-enabled mode. 696 MHz can only be achieved in the LDO-enabled mode. The percentage of active use vs. stand-by. Active use means that the processor is running in an active performance mode. For the automotive tier, the performance modes are 528 MHz and 696 MHz. For the commercial and industrial tiers, the performance mode is 528 MHz. In the stand-by/dsm mode, the datasheet defines lower operating conditions for the VDD_SOC_IN, reducing the power consumption and the junction temperature. In this mode, the voltage and temperature are set low enough so that the effect on the lifetime calculations is negligible and treated as if the device was powered off. The junction temperature (Tj) of the processor. The maximum junction temperature of the device is different for each tier of the product, e.g., 95 C for the commercial tier, 105 C for the industrial tier, and 125 C for the automotive tier. This maximum temperature is guaranteed by the final test. Ensure that your device is appropriately thermally managed and the maximum junction temperature is not exceeded. NOTE All data provided within this document are estimates for PoH, based on extensive qualification experience and testing with the i.mx 6 series. Do not view these statistically-derived estimates as a limit to the individual device s lifetime, nor construe them a warranty for the actual lifetime of a device. The sales and warranty terms and conditions still apply. 2 NXP Semiconductors

Device Qualification Level and Available PoH definitions 2. Device Qualification Level and Available PoH definitions 2.1. Commercial qualification Table 1 provides the number of PoH for the typical use conditions of the extended commercial devices. _ Case C1: LDO enabled Case C2: LDO bypassed Table 1. Commercial qualification lifetime estimates ARM core frequency (MHz) PoH (hours) ARM core operating voltage (V) Junction temperatue [Tj] ( C) 528 21,900 1.15 95 528 16,300 1.18 95 Figure 1 and Figure 2 provide guidelines for estimating the PoH as a function of the CPU frequency and the junction temperature. Read the PoH directly from the charts below to determine the trade-offs to be made to the CPU frequency and the junction temperature to increase the estimated PoH of the device. Figure 1. i.mx 6UltraLite commercial lifetime estimates in LDO enabled mode NXP Semiconductors 3

Device Qualification Level and Available PoH definitions Figure 2. i.mx 6UltraLite commercial lifetime estimates in LDO bypass mode 2.2. Automotive qualification Table 2 provides the number of PoH for the typical use conditions of the automotive devices. _ Case A1: LDO enabled Case A2: LDO bypassed Case A3: LDO enabled Case A4: LDO enabled Case A5: LDO enabled ARM core frequency (MHz) 1. This is the VDD_SOC Overdrive condition. Table 2. Automotive qualification lifetime estimates PoH (hours) ARM core operating voltage (V) Junction temperatue [Tj] ( C) 528 35,735 1.15 125 528 26,473 1.18 125 696 13,146 1.25 125 528, 696 10,238 1.275 1 528, 696 30,130 1.275 1 105 125 4 NXP Semiconductors

Device Qualification Level and Available PoH definitions Figure 3 and Figure 4 provide guidelines for estimating PoH as a function of the CPU frequency and the junction temperature. Read the PoH directly from the charts below to determine the trade-offs to be made to the CPU frequency and the junction temperature to increase the estimated PoH of the device. Figure 3. i.mx 6UltraLite automotive lifetime estimates in LDO enabled mode NXP Semiconductors 5

Device Qualification Level and Available PoH definitions Figure 4. i.mx 6UltraLite automotive lifetime estimates in LDO bypass mode 2.3. Industrial qualification Table 3 provides the number of PoH for the typical use conditions of the industrial devices. Table 3. Industrial qualification lifetime estimates _ ARM core frequency (MHz) PoH (hours) ARM core operating voltage (V) Junction temperatue [Tj] ( C) Case I1: LDO enabled Case I2: LDO bypassed 528 87,689 1.15 105 528 64,261 1.18 105 Figure 5 and Figure 6 provide guidelines for estimating the PoH as a function of the CPU frequency and the junction temperature. Read the PoH directly from the charts below to determine the trade-offs to be made to the CPU frequency and the junction temperature to increase the estimated PoH of the device. 6 NXP Semiconductors

Device Qualification Level and Available PoH definitions Figure 5. i.mx 6UltraLite industrial lifetime estimates in LDO enabled mode NXP Semiconductors 7

Combining Use Cases Figure 6. i.mx 6UltraLite industrial lifetime estimates in LDO bypass mode 3. Combining Use Cases In some applications, a constant operating use case cannot provide the target PoH. In this case, use multiple operating conditions. This method provides some of the benefits of running at a lower performance, while keeping the system s ability to use the highest-performance state required by the application. 3.1. Switching between two power states with different temperatures This scenario assumes that the system can achieve a drop in temperature by throttling back the performance, while still maintaining a constant voltage. Achieve this temperature change by changing the frequency, or by simply scaling back the load on the ARM cores and processing units. This use case is particularly useful if you want to take advantage of the full automotive temperature range of the i.mx 6UltraLite. In this scenario, the system spends 30 % of its PoH at 105 C and 70 % of its PoH at 125 C (as shown in Figure 7). Combine the two PoH values as: 38,700 0.3 + 13,150 0.7 = 20,815 PoH Eqn. 1 8 NXP Semiconductors

Combining Use Cases Figure 7. Multiple temperature use case 3.2. Switching between two power states with different voltages In this scenario, the system is using the 696-MHz full-power state, and the 528-MHz reduced-power state. For these calculations, it is assumed that the temperature stays constant in either mode. If the system spends 50 % of its PoH at 696 MHz and 50 % of its PoH at 528 MHz, combine the two PoH values (as shown in Figure 8) with the percentages: 38,700 0.5 + 105,000 0.5 = 71,850 PoH Eqn. 2 NXP Semiconductors 9

Revision History 4. Revision History Figure 8. Multiple power state use case Table 4 summarizes the changes made to this document since the initial release: Table 4. Revision history Revision number Date Substantive changes 0 09/2015 Initial release 1 04/2016 Updated Section 2.2 to include the performance mode at 696 Mhz. Updated Section 3 to include the 969 Mhz mode in different use cases. 2 08/2016 Updated Section 2.2 to include the VDD_SOC override condition at 1.275 V: Table 2 and Figure 3. Updated Section 3 to include the VDD_SOC override condition at 1.275 V in the different use cases: Section 3.1, Figure 7, and Figure 8. 10 NXP Semiconductors

How to Reach Us: Home Page: nxp.com Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein. NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Typical parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including typicals, must be validated for each customer application by customer s technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/salestermsandconditions. NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, and the Freescale logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, the ARM Powered logo, and Cortex are registered trademarks of ARM Limited in the EU and/or elsewhere. All rights reserved. 2016 NXP B.V. Document Number: AN5198 Rev. 2 08/2016