Features. Applications

Similar documents
SY89645L. General Description. Features. Block Diagram. Applications. Markets. Precision Low Skew, 1-to-4 LVCMOS/LVTTL-to-LVDS Fanout Buffer

Features. Applications

Features. Applications

SM Features. General Description. Typical Application MHz/312.5MHz and MHz/156.25MHz LVDS Clock Synthesizer.

SM General Description. Features. Block Diagram. ClockWorks TM 125MHz LVDS / 125 MHz HCSL Ultra-Low Jitter Frequency Synthesizer

SM Features. General Description. Applications. Block Diagram

Features. Applications

Features. Applications

SY55854U. General Description. Features. Functional Block Diagram. Applications. 2 x 2 Protection Crosspoint Switch

2.5V, 3.2Gbps, DIFFERENTIAL 4:1 LVDS MULTIPLEXER WITH INTERNAL INPUT TERMINATION

3.3V, 2.0GHz ANY DIFF. IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER FANOUT BUFFER W/ INTERNAL TERMINATION

3.3V, 3.2Gbps DIFFERENTIAL 4:1 LVDS MULTIPLEXER with INTERNAL INPUT TERMINATION

DUAL TTL-to-DIFFERENTIAL PECL TRANSLATOR

MIC706P/R/S/T, MIC708R/S/T

Features. o HCSL, LVPECL, or LVDS o Mixed Outputs: LVPECL/HCSL/LVDS. o Ext. Industrial: -40 to 105 C o o. o 30% lower than competing devices

3.3V 1GHz PRECISION 1:22 LVDS FANOUT BUFFER/TRANSLATOR WITH 2:1 INPUT MUX

MIC705/706/707/708. General Description. Features. Applications. Typical Application. µp Supervisory Circuit

NOT RECOMMENDED FOR NEW DESIGNS SINGLE SUPPLY QUAD PECL/TTL-TO-PECL

Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

MIC1832. General Description. Features. Applications. Typical Application

Control Circuitry 2 M1. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

DSC2033. Low-Jitter Configurable Dual LVDS Oscillator. General Description. Features. Block Diagram. Applications

Features. Applications

Features. Applications

Control Circuitry 2 M1. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

VDD = V, TA = -40 C to +85 C, outputs terminated with 100 Ohms between Q and /Q.³

MIC826. General Description. Features. Applications. Typical Application

BLOCK DIAGRAM PIN ASSIGNMENT I Data Sheet. Low Skew, 1-to-9 Differential-to-HSTL Fanout Buffer ICS852911I

Low Skew, 1-to-8, Differential-to-LVDS Clock

1.8V to 3.3V LVCMOS High Performance Clock Buffer Family

Low Skew, 1-to-16 Differential-to-LVDS Clock Distribution Chip

ICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER. Description. Features. Block Diagram DATASHEET

ICS8543I. Features. General Description. Pin Assignment. Block Diagram LOW SKEW, 1-TO-4 DIFFERENTIAL-TO-LVDS FANOUT BUFFER

Features. Applications. MIC4126/27/28 Block Diagram

3.3V 1GHz DUAL 1:10 PRECISION LVDS FANOUT BUFFER/ TRANSLATOR WITH 2:1 INPUT MUX

SY89610L. General Description. Features. Applications MHz to 694MHz Jitter Attenuator and Low Phase Noise Frequency Synthesizer

DSC Q0093. General Description. Features. Applications. Block Diagram. Crystal-less Configurable Clock Generator

PCIe 3.0 Clock Generator with 4 HCSL Outputs. Description OE VDDXD S0 S1 S2 X1 X2 PD OE GNDXD IREF CLK0 CLK0 CLK1 CLK1 CLK2 CLK2 CLK3 CLK3

MIC2790/1/3. General Description. Features. Applications. Typical Application

Features. Applications. Regulator with Adjustable Output

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET

MIC5281. Features. General Description. Applications. Typical Application. 120V IN, 25mA, Ultra-Low IQ, High-PSRR Linear Regulator

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features

MIC2782. General Description. Features. Applications. Typical Application. Dual-Input Push Button Reset IC with Immediate and Delayed Outputs

PCI EXPRESS Jitter Attenuator

MIC2790/1/3. General Description. Features. Applications. Typical Application

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

PCI EXPRESS Jitter Attenuator

Features. LOAD SWITCH or PMIC. LOAD SWITCH or PMIC /RESET

FIN1101 LVDS Single Port High Speed Repeater

MIC5282. General Description. Features. Applications. Typical Applications. 120V IN, 50mA, Ultra-Low I Q, High-PSRR Linear Regulator

ZL40218 Precision 1:8 LVDS Fanout Buffer

Low Skew, 1-to-9, Differential-to- HSTL Fanout Buffer PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES MAY 6, 2017

Features. Applications

Features. Applications. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

Features MIC2551A VBUS R S. 1.5k D+ D GND VM D SPD SUS GND. Typical Application Circuit

PCI Express Jitter Attenuator

ANTC205. Introduction

ASM5P2308A. 3.3 V Zero-Delay Buffer

DS90LV804 4-Channel 800 Mbps LVDS Buffer/Repeater

Features VCC MIC1810 RESET RESET

MC Channel FPGA Bridge IC. for. MIPI D-PHY Systems and SLVS to LVDS Conversion PRELIMINARY DATASHEET. Version August 2014.

DATA SHEET. Features. General Description. Block Diagram

MAQ5281. Features. General Description. Applications. Typical Applications. 120V IN, 25mA, Ultra-Low I Q, High-PSRR Linear Regulator Automotive

MAQ5282. Features. General Description. Applications. Typical Applications. 120V IN, 50mA, Ultra-Low I Q, High-PSRR Linear Regulator Automotive

PTN3310/PTN3311 High-speed serial logic translators

MPC9817ENR2. Clock Generator for PowerQUICC and PowerPC Microprocessors and Microcontrollers DATA SHEET NRND

MC FPGA Bridge IC. for. MIPI D-PHY Systems and SLVS to LVDS Conversion DATASHEET. Version August Meticom GmbH

FIN1102 LVDS 2 Port High Speed Repeater

Pin Configuration and Selector Guide appear at end of data sheet. Typical Operating Circuits

T1/E1 CLOCK MULTIPLIER. Features

TF10CP02 / TF10CP Gbps 2x2 LVDS Crosspoint Switches. Features. Description. Applications. Function Diagram. Ordering Information.

BLOCK DIAGRAM PIN ASSIGNMENT ICS LOW SKEW, DUAL, 1-TO-5 DIFFERENTIAL- TO-LVDS FANOUT BUFFER PRELIMINARY ICS854210

PI6C GHz 1:4 LVPECL Fanout Buffer with Internal Termination GND Q0+ Q0- REF_IN+ V TH V REF-AC REF_IN- Q1+ Q1- Q2+ Q2- Q3+ Q3- VDD.

Differential-to-LVDS Buffer/Divider with Internal Termination

MIC2560. General Description. Features. Applications. Typical Application. PCMCIA Card Socket V CC and V PP Switching Matrix

DS90LV004 4-Channel LVDS Buffer/Repeater with Pre-Emphasis

ZL40223 Precision 2:8 LVDS Fanout Buffer with Glitchfree Input Reference Switching and On-Chip Input Termination Data Sheet

Table 1 summarizes the supported device attribute differences between KSZ9021RN and KSZ9031RNX PHY devices. Device Attribute KSZ9021RN KSZ9031RNX

PI6C557-01BQ. PCIe 3.0 Clock Generator with 1 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TQFN) Block Diagram

Description. Features 2:1 DIFFERENTIAL-TO-LVDS MULTIPLEXER ICS85401 ICS Lead VFQFN 3mm x 3mm x 0.95mm package body K Package Top View

Pentium Processor Compatible Clock Synthesizer/Driver for ALI Aladdin Chipset

TF90LVDS047-6CG. Quad LVDS Line Driver with Flow-Through Pinout. Description. Features. Applications. Function Diagram. Ordering Information

Table 1 summarizes the supported device attribute differences between KSZ9021GN and KSZ9031MNX PHY devices. Device Attribute KSZ9021GN KSZ9031MNX

PI3B3253. Description. Features. Pin Configuration (QSOP, TSSOP) Block Diagram. Pin Configuration (UQFN) Truth Table (1)

PCI Express Jitter Attenuator

IC S8745B- 21. Description. Features. Pin Assignment. Block Diagram 1:1 DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR

IDTVP386. General Description. Features. Block Diagram DATASHEET ADVANCE INFORMATION 8/28-BIT LVDS RECEIVER FOR VIDEO

74VCX00 Low Voltage Quad 2-Input NAND Gate with 3.6V Tolerant Inputs and Outputs

Features. Data Sheet. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

Features RX0+ RX0- RX1+ RX1- RX2+ RX2- RX3+ RX3- RCK+ RCK- PWRDWN

NB2304A. 3.3V Zero Delay Clock Buffer

PI6LC48L0201A 2-Output LVDS Networking Clock Generator

MIC2544A/2548A. General Description. Features. Applications. Typical Application. Programmable Current Limit High-Side Switch

A product Line of Diodes Incorporated. Description OUT0 OUT0# OUT1 OUT1# OUT2 OUT2# OUT3 OUT3#

Precision CML/LVPECL/LVDS 2:1 MUX with Internal Termination and Fail Safe Input

MX877RTR. 8-Channel, 60V Driver with Push-Pull Output, 3 Wire Interface INTEGRATED CIRCUITS DIVISION. Features. Description.

CAT28C17A 16K-Bit CMOS PARALLEL EEPROM

PI6C GND REF_IN+ V TH V REF-AC REF_IN- Q0+ Q0- Q1+ Q1- VDD. 6 GHz / 12 Gbps Clock / Data Fanout Buffer with Internal Termination.

1:4 LVPECL/CML FANOUT BUFFER WITH INTERNAL TERMINATION

Transcription:

2.5/3.3V 1-to-1 Differential to LVCMOS/LVTTL Translator Precision Edge General Description Micrel s is a 1-to-1, differential-to-lvcmos / LVTTL translator. The differential input is highly flexible and can accept LVPECL, LVDS, LVHSTL, SSTL, and HCSL input types. is part of Micrel s Precision Edge product line, is pin-to-pin compatible with IDT s ICS83021I and is available as a Pb-free 8-pin SOIC in either tube or tape and reel packaging. The runs on a 2.5V (±5%) or a 3.3V (±10%) power supply and is guaranteed over the full industrial temperature range ( 40 C to +85 C). Datasheets and support documentation are available on Micrel s web site at: www.micrel.com. Features Differential LVPECL, LVDS, LVHSTL, SSTL, and HCSL inputs 350MHz maximum frequency Additive phase jitter: 90fs RMS, 100MHz (637kHz to 10MHz) <500ps part-to-part skew 1.9ns typical propagation delay (V CC = 2.5V) 2.5V ±5% or 3.3V ±10% power supply operation 40 C to +85 C industrial operating temperature Available in 8-pin SOIC lead-free package Applications Clock distribution PCIExpress Servers Switches Routers Functional Block Diagram Precision Edge is a registered trademark of Micrel, Inc. PCI-Express is a registered trademark of PCI-SIG. Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1 (408) 944-0800 fax + 1 (408) 474-1000 http://www.micrel.com March 21, 2014 Revision 1.0

Ordering Information (1) Part Number Package Type Operating Range Package Marking Lead Finish ZG 8L SOIC Industrial with Pb-Free Bar-Line Indicator NiPdAu ZGTR (2) 8L SOIC Industrial with Pb-Free Bar-Line Indicator NiPdAu Note: 1. Contact factory for die availability. Dice are guaranteed at T A = 25 C, DC Electricals only. 2. Tape and reel. Pin Configuration 8-Pin SOIC (Z8-1) Pin Description Pin Number Pin Name Functional Description 7 Q TTL Output 2, 3 D, /D Differential Inputs 8 V CC +3.3V or +2.5V Power Supply 5 GND Ground 1, 4, 6 NC No Connect Truth Table D /D Q L H L H L H Open Open L March 21, 2014 2 Revision 1.0

Absolute Maximum Ratings (3) Input Voltage (V IN )... 0.5V to V CC + 0.5V Supply Voltage (V CC )... 4.6V Lead Temperature (soldering, 20s)... 260 C Storage Temperature (T S )... 65 C to +150 C Operating Ratings (4) Supply Voltage (V CC )... +2.5V ± 5% or +3.3V ± 10% Ambient Temperature (T A )... 40 C to +85 C Junction Thermal Resistance SOIC (θ JA )... 113 C/W DC Electrical Characteristics (5) V CC = +2.5V ±5% or +3.3V ±10%; T A = -40 C to +85 C Symbol Parameter Condition Min. Typ. Max. Units V CC 2.375 2.5 2.625 Power Supply Voltage V 2.97 3.3 3.63 I CC Power Supply Current 20 ma (5, 6) TTL DC Electrical Characteristics T A = -40 C to +85 C Symbol Parameter Condition Min. Typ. Max. Units V OH Output High Voltage V CC = 2.625V 1.8 V CC = 3.63V 2.6 V V OL Output Low Voltage V CC = 2.625V or 3.63V 0.5 V Differential Input DC Electrical Characteristics (5) V CC = +2.5V ±5% or +3.3V ±10%; T A = -40 C to +85 C Symbol Parameter Condition Min. Typ. Max. Units I IH Input High Current D, V IN = V CC = 3.63V or 2.625V 150 /D, V IN = V CC = 3.63V or 2.625V 5 µa I IL Input Low Current D, V IN = 0V, V CC = 3.63V or 2.625V -5 /D, V IN = 0V, V CC = 3.63V or 2.625V -150 µa V PP Peak-to-Peak Input Voltage V IL -0.3V 0.15 1.3 V V IHCMR Input High Common Mode Range Note 7 GND + 0.5 V CC 0.85 V Notes: 3. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions may affect device reliability. 4. The datasheet limits are not guaranteed if the device is operated beyond the recommended operating conditions. 5. The circuit is designed to meet the DC specifications shown in the above tables after thermal equilibrium has been established. 6. Outputs terminated with 50Ω to V CC/2. See Parameter Measurement Set-Up. 7. V IHCMR maximum varies 1:1 with V CC. The V IHCMR range is referenced to the most positive side of the differential input signal. March 21, 2014 3 Revision 1.0

AC Electrical Characteristics V CC = +2.5V ±5% or +3.3V ±10%; T A = -40 C to +85 C Symbol Parameter Condition Min. Typ. Max. Units f MAX Maximum Frequency 350 MHz t PD Note 8, +2.5V ±5% supply 1.7 1.9 2.5 ns Propagation Delay Note 8, +3.3V ±10% supply 1.5 1.8 2.3 t Skew Part-to-Part skew Notes 9 and 10 500 ps t R, t F Output Rise/Fall Times 20% 80% at 100 MHz, +2.5V ±5% supply 125 20% 80% at 100 MHz, +3.3V ±10% supply 100 200 400 ps T RJ_Jitter 12kHz 20MHz at 100MHz 130 fs RMS Additive Phase Jitter 637kHz 10MHz at 100MHz 90 fs RMS T DCY Duty Cycle 45 50 55 % Notes: 8. Measured from the differential input crossing point to V cc/2 at the output. 9. Part-to-Part skew is the difference in time between outputs receiving data from the same input, for the same temperature, voltage, and transition. 10. This parameter is defined in accordance with JEDEC Standard 65. March 21, 2014 4 Revision 1.0

Additive Phase Noise Plot March 21, 2014 5 Revision 1.0

Typical Operating Characteristics Timing Diagram and Definition of Input Swing March 21, 2014 6 Revision 1.0

Parameter Measurement Set-Up Output Load AC Test Circuit March 21, 2014 7 Revision 1.0

Input Interface Applications OPTION 1 OPTION 2 D, /D Input Driven by a 3.3V LVPECL Driver D, /D Input Driven by a 3.3V LVDS Driver D, /D Input Driven by an HCSL Driver March 21, 2014 8 Revision 1.0

Input Interface Applications (Continued) D, /D Input Driven by a 2.5V SSTL Driver March 21, 2014 9 Revision 1.0

Package Information (11) 8-Pin SOIC (Z8-1) Note: 11. Package information is correct as of the publication date. For updates and most current information, go to www.micrel.com. March 21, 2014 10 Revision 1.0

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel s terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser s use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser s own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale. 2014 Micrel, Incorporated. March 21, 2014 11 Revision 1.0