Use the Status Register when the firmware needs to query the state of internal digital signals.

Similar documents
Use the Status Register when the firmware needs to query the state of internal digital signals.

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show.

Digital Multiplexer and Demultiplexer. Features. General Description. Input/Output Connections. When to Use a Multiplexer. Multiplexer 1.

Use the Status Register when the firmware needs to query the state of internal digital signals.

This input determines the next value of the output. The output does not change until the next rising edge of the clock.

Digital Logic Gates. Features. General Description. Input/Output Connections. When to Use a Logic Gate. Input 1. Input 2. Inputs 3-8 * 1.

PSoC Creator Quick Start Guide

Automatic reload of the period to the count register on terminal count

The AMuxSeq is capable of having between 2 and 32 analog inputs. The paired inputs are present when the MuxType parameter is set to "Differential.

This section describes the various input and output connections for the SysInt Component.

Use a DieTemp component when you want to measure the die temperature of a device.

PSoC 6 Current Digital to Analog Converter (IDAC7)

Use the Status Register when the firmware needs to query the state of internal digital signals.

Analog Multiplexer (AMux) Features. General Description. Input/Output Connections. When to Use an AMux Single or differential connections

One 32-bit counter that can be free running or generate periodic interrupts

PSoC 4 Current Digital to Analog Converter (IDAC)

Setting Oscillation Stabilization Wait Time of the main clock (CLKMO) and sub clock (CLKSO)

Base Timer Channel (BT) Features. General Description. When to Use a PDL_BT Component 1.0

Capable of adjusting detection timings for start bit and data bit

Comparator (Comp) Features. General Description. When to use a Comparator Low input offset. User controlled offset calibration

Multifunction Serial Interface (PDL_MFS) Features. General Description. When to Use a PDL_MFS Component. Quick Start 1.0

Supports a range of speeds of external memories (from 5 to 200 ns) Supports external memory power-down, sleep, and wakeup modes

For More Information Please contact your local sales office for additional information about Cypress products and solutions.

Scanning Comparator (ScanComp) Features. General Description. Input/Output Connections. When to Use a Scanning Comparator. clock - Digital Input* 1.

Optional Pause Pulse for constant frame length of 282 clock ticks

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show.

EZ-PD Analyzer Utility User Guide

CE CY8CKIT-042-BLE F-RAM Data Logger

Cypress BLE-Beacon ios App User Guide

THIS SPEC IS OBSOLETE

W H I T E P A P E R. Timing Uncertainty in High Performance Clock Distribution. Introduction

W H I T E P A P E R. Introduction. Devices. Energy Comparison of Cypress F-RAM and EEPROM

ModusToolbox USB Configurator Guide

CE95314 PSoC 3, PSoC 4, and PSoC 5LP EZI2C

For More Information Please contact your local sales office for additional information about Cypress products and solutions.

Shift Register. Features. General Description 1.20

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show.

Configurable transfer modes: single transfer, 1D transfer (using X loop) and 2D transfer (using both X and Y loops).

Supports Analog, Digital I/O and Bidirectional signal types

AN F²MC-16FX Family, I2C. Contents. 1 Introduction. This application note describes how to communicate via I2C with a Serial EEPROM.

F²MC-8FX Family MB95200H/210H Series Capacitance Touch Sensor

FM3 Family Motor Graphical Interface User Manual

EZ I2C Slave. Features. General Description. When to use a EZ I 2 C Slave Industry standard Philips I 2 C bus compatible interface

BGM Adaptor MB E Operation Manual. 8FX Family 8-bit Microcontroller. Doc. # Rev. *A

Chip Errata for the MB96300/MB96600 Series MOVS/MOVSW Overlap of source and destination region, F 2 MC-16FX Microcontroller

Nine-Output 3.3 V Buffer

Comparator (Comp) Features. General Description. When to use a Comparator 1.60

MB39C811-EVB-03. PMIC for Solar/Vibration Energy Harvesting, Evaluation Board Operation Guide. Doc. No Rev. *B

The Emulated EEPROM Component should be used to store nonvolatile data on a target device.

For More Information Please contact your local sales office for additional information about Cypress products and solutions.

Sequencing Successive Approximation ADC (ADC_SAR_Seq) Features. General Description. When to Use the ADC_SAR_Seq Supports PSoC 5LP devices

AN FR Family, MB91F467S Emulation. 1 Introduction. 2 Hardware Setup. 2.1 Required parts

External Library. Features. General Description 1.0. The library provides documentation for external components

The color of the Clock component waveform symbol will change based on the clock's domain (as shown in the DWR Clock Editor), as follows:

Operational Amplifier (Opamp) Features. General Description. Input/Output Connections. Noninverting Analog Follower or Opamp configuration

PSoC 4 Voltage Comparator (Comp) Features. General Description. When to Use Comparator Low input offset. User controlled offset calibration

CY8CKIT-002. PSoC MiniProg3 Program and Debug Kit Guide. Doc. # Rev. *H

FM4 S6E2Cx Series Over The Air Update 32-Bit Microcontroller With Embedded Dual Flash

PSoC Creator Component Datasheet

PSoC 4 Low Power Comparator (LPComp) Features. General Description. When to Use a LPComp 2.0. Low input offset. User controlled offset calibration

TI: Uses a short pulse on spi_select to indicate start of transaction. National Semiconductor (Microwire): Transmission and Reception occur separately

PSoC Creator 4.2 Production Release Notes

Use the IDAC8 when a fixed or programmable current source is required in an application.

Voltage Reference (Vref) Features. General Description. Input/Output Connections. When to Use a Vref Voltage references and supplies

Graphic LCD Interface (GraphicLCDIntf) Features. General Description. When to Use a GraphicLCDIntf 1.80

Version February 02, 2018

Peripheral Driver Library (PDL) Component (PDL Application Programming Interface (API) only)

PSoC 1 In-Circuit Emulator Development Kit Guide

Master modes provide all functionality necessary to work in a multi-master environment.

PSoC 4 Operational Amplifier (Opamp) Features. General Description. When to Use the Opamp Follower or Opamp configuration

FM0+ Family S6E1A1 Series, Flash Programming Guide

8 to 1 Analog Multiplexer Datasheet AMux8 V 1.1. Features and Overview

This section describes the various input and output connections for the Voltage Fault Detector.

This section describes the various input and output connections for the Voltage Fault Detector.

Cypress EZ-PD Configuration Utility User Manual

Preliminary. Gas Sensor Analog Front End Datasheet GasSensorAFE V Features and Overview. This datasheet contains Preliminary information.

Voltage Fault Detector (VFD) Features. General Description. Input/Output Connections. When to Use a VFD. Clock Input 2.30

CY7C603xx CYWUSB

Cypress HX2VL Configuration Utility Blaster User Guide

4 to 1 Analog Multiplexer Data Sheet

CE PSoC 4: Time-Stamped ADC Data Transfer Using DMA

Writing to Internal Flash in PSoC 3 and PSoC 5

For one or more fully configured, functional example projects that use this user module go to

Programmable Threshold Comparator Data Sheet

FM Universal Peripheral Driver Library Quick Start Guide

PSoC 1 I 2 C Bootloader

CY4701 EZ-USB GX3 Reference Design Guide

Shadow Registers Datasheet ShadowRegs V 1.1. Features and Overview

EZ I 2 C Slave. Features. General Description. When to use a EZ I 2 C Slave 1.50

CE56273 Associated Part Families: CY8C38xx/CY8C55xx Software: PSoC Creator Related Hardware: CY8CKIT-001 Author: Anu M D

Filter_ADC_VDAC_poll Example Project Features. General Description. Development Kit Configuration

HX2VL Development Kit Guide. Doc. # Rev. **

HX2VL Development Kit Guide. Doc. # Rev. *A

Supported Devices: CY8C28x13, CY8C28x33, CY8C28x43, CY8C28x45, CY8C28x52, CY8C21x45, CY8C22x45, CY8C24x93. CY8C24x

Cypress HX2VL Configuration Utility Blaster User Guide

LPF (Optional) CY8C24x93. Without LPF and ISR to 3* With LPF only** to 3* With ISR only to 3*

GPIF II Designer - Quick Start Guide

16-Mbit (512 K words 32 bits) Static RAM with Error-Correcting Code (ECC)

MB39C831-EVB-02 Thermal Energy Harvesting Evaluation Board Operation Guide

THIS SPEC IS OBSOLETE

Transcription:

1.50 Features Up to 8-bit General Description The allows the firmware to read digital signals. When to Use a Use the when the firmware needs to query the state of internal digital signals. Input/Output Connections This section describes the input connections for the status register. An asterisk (*) in the list of I/Os indicates that the I/O may be hidden on the symbol under the conditions listed in the description of that I/O. clock Input Status register clock. The clock input signal is ignored for bits configured as Transparent. status_0 - status_7 Input * Status register input. The firmware queries the input signals by reading the status register. The number of inputs depends on the Inputs parameter. Cypress Semiconductor Corporation 198 Champion Court San Jose, CA 95134-1709 408-943-2600 Document Number: 001-62405 Rev. *D Revised July 12, 2016

PSoC Creator Component Datasheet Component Parameters Drag a onto your design and double-click it to open the Configure dialog. Inputs Number of input terminals (1 to 8). The default value is 8. ModeMask (Bit0Mode Bit7Mode) These parameters are used to set specific bits of the to be held high after being registered, until a read is executed. That read clears all registered values. The settings are: Transparent By default, a CPU read of this register transparently reads the state of the associated routing net and is asynchronous to the block clock. This mode can be used for transient state that is computed and registered internally in the UDB. Sticky (Clear on Read) In this mode, the associated routing net is sampled on each cycle of the status and control clock. If the signal is high in a given sample, it is captured in the status bit and remains high, regardless of the subsequent state of the associated route. When CPU firmware reads the status register, the bit is cleared. The status register clearing is independent of mode and will occur even if the block clock is disabled; it is based on the bus clock and occurs as part of the read operation. Page 2 of 5 Document Number: 001-62405 Rev. *D

Figure 1. Behavior of Transparent versus Sticky Modes Sticky Sticky/!Transparent 0 Status Latch D Q UDB Local Bus from Routing Status and Control Clock D Q AR 1 UDB Status Read Set All Sticky This button sets all of the bits to Sticky mode. Set All Transparent This button sets all of the bits to Transparent mode. Resources Digital Blocks API Memory (Bytes) Analog Blocks Datapaths Macro cells Status Registers Control Registers Counter7 Flash RAM Pins (per External I/O) N/A N/A N/A 1 N/A N/A 6 0 N/A The status register requires one UDB. Document Number: 001-62405 Rev. *D Page 3 of 5

PSoC Creator Component Datasheet Application Programming Interface Application Programming Interface (API) routines allow you to configure the component using software. By default, PSoC Creator assigns the instance name Status_Reg_1 to the first instance of a status register in any given design. You can rename the component to any unique value that follows the syntactic rules for identifiers. The instance name becomes the prefix of every global function name, variable, and constant symbol. For readability, the instance name used in the following function is StatusReg. uint8 StatusReg_Read (void) Description: Parameters: Reads the value of a status register. None Return Value: Returns the current value of a status register. Side Effects: None Sample Firmware Source Code PSoC Creator provides numerous example projects that include schematics and example code in the Find Example Project dialog. For component-specific examples, open the dialog from the Component Catalog or an instance of the component in a schematic. For general examples, open the dialog from the Start Page or File menu. As needed, use the Filter Options in the dialog to narrow the list of projects available to select. Refer to the Find Example Project topic in the PSoC Creator Help for more information. Component Changes This section lists the major changes in the component from the previous version. Version Description of Changes Reason for Changes / Impact 1.50.d 1.50.c 1.50.b 1.50.a Minor datasheet edit. Minor datasheet edit. Datasheet edits Datasheet edits 1.50 Updated the Configure dialog. Created a customized interface. Added "Set All" buttons and changed Number of Inputs field to allow keyboard entry. Updated the dialog to comply with corporate standards. Page 4 of 5 Document Number: 001-62405 Rev. *D

Cypress Semiconductor Corporation, 2010-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ( Cypress ). This document, including any software or firmware included or referenced in this document ( Software ), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress s patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited. TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ( Unintended Uses ). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products. Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners. Document Number: 001-62405 Rev. *D Page 5 of 5