Lecture 22: Implementing Combinational Logic

Similar documents
Chapter 2. Boolean Expressions:

CprE 281: Digital Logic

To write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using Karnaugh Map.

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

Karnaugh Map (K-Map) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using K-map

Incompletely Specified Functions with Don t Cares 2-Level Transformation Review Boolean Cube Karnaugh-Map Representation and Methods Examples

Contents. Chapter 3 Combinational Circuits Page 1 of 34

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.

Specifying logic functions

Digital Circuits ECS 371

IT 201 Digital System Design Module II Notes

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

2008 The McGraw-Hill Companies, Inc. All rights reserved.

QUESTION BANK FOR TEST

UNIT II. Circuit minimization

Midterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil

Outcomes. Unit 9. Logic Function Synthesis KARNAUGH MAPS. Implementing Combinational Functions with Karnaugh Maps

Digital logic fundamentals. Question Bank. Unit I

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

Experiment 4 Boolean Functions Implementation

Chapter 2 Boolean algebra and Logic Gates

9/10/2016. ECE 120: Introduction to Computing. The Domain of a Boolean Function is a Hypercube. List All Implicants for One Variable A

CS8803: Advanced Digital Design for Embedded Hardware

Lecture 4: Implementation AND, OR, NOT Gates and Complement

Review: Standard forms of expressions

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

Chapter 2 Combinational Logic Circuits

Chapter 3. Gate-Level Minimization. Outlines

Unit-IV Boolean Algebra

Combinational Circuits Digital Logic (Materials taken primarily from:

Gate Level Minimization

Digital Design. Chapter 4. Principles Of. Simplification of Boolean Functions


Chapter 2 Combinational

ELCT201: DIGITAL LOGIC DESIGN

Chapter 2: Combinational Systems

Gate Level Minimization Map Method

Combinational Logic Circuits

S1 Teknik Telekomunikasi Fakultas Teknik Elektro FEH2H3 2016/2017

Karnaugh Maps. Kiril Solovey. Tel-Aviv University, Israel. April 8, Kiril Solovey (TAU) Karnaugh Maps April 8, / 22

(Refer Slide Time 6:48)

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10

Simplification of Boolean Functions

2.6 BOOLEAN FUNCTIONS

Slide Set 5. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

2/8/2017. SOP Form Gives Good Performance. ECE 120: Introduction to Computing. K-Maps Can Identify Single-Gate Functions

ELCT201: DIGITAL LOGIC DESIGN

X Y Z F=X+Y+Z

1. Mark the correct statement(s)

Chapter 3 Simplification of Boolean functions

Standard Forms of Expression. Minterms and Maxterms

ECE380 Digital Logic

Homework. Update on website issue Reading: Chapter 7 Homework: All exercises at end of Chapter 7 Due 9/26

(Refer Slide Time 3:31)

Gate-Level Minimization. section instructor: Ufuk Çelikcan

Combinational Logic Circuits

Points Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map

Combinational Logic & Circuits

Digital Logic Lecture 7 Gate Level Minimization

Gate-Level Minimization

CMPE223/CMSE222 Digital Logic

Philadelphia University Faculty of Information Technology Department of Computer Science. Computer Logic Design. By Dareen Hamoudeh.

Written exam for IE1204/5 Digital Design Thursday 29/

Menu. Algebraic Simplification - Boolean Algebra EEL3701 EEL3701. MSOP, MPOS, Simplification

University of Technology

DKT 122/3 DIGITAL SYSTEM 1

Chapter 3. Boolean Algebra and Digital Logic

CSE 20. Lecture 4: Number System and Boolean Function. CSE 20: Lecture2

Computer Organization

Objectives: 1. Design procedure. 2. Fundamental circuits. 1. Design procedure

BOOLEAN ALGEBRA. 1. State & Verify Laws by using :

VLSI System Design Part II : Logic Synthesis (1) Oct Feb.2007

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

Module -7. Karnaugh Maps

DIGITAL CIRCUIT LOGIC UNIT 5: KARNAUGH MAPS (K-MAPS)

ENGIN 112 Intro to Electrical and Computer Engineering

SWITCHING THEORY AND LOGIC CIRCUITS

Introduction to Computer Architecture

Experiment 3: Logic Simplification

A B AB CD Objectives:

Designing Computer Systems Boolean Algebra

Gate-Level Minimization

Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

Gate-Level Minimization

Chapter 6. Logic Design Optimization Chapter 6

(Refer Slide Time 5:19)

Switching Circuits & Logic Design

Chapter 2 Combinational Logic Circuits

Computer Science. Unit-4: Introduction to Boolean Algebra

POWR IP PZ1/17

Computer Organization and Levels of Abstraction

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic

EECS150, Fall 2004, Midterm 1, Prof. Culler. Problem 1 (15 points) 1.a. Circle the gate-level circuits that DO NOT implement a Boolean AND function.

ECE 2030B 1:00pm Computer Engineering Spring problems, 5 pages Exam Two 10 March 2010

Lecture 24: Sequential Logic Design. Let s refresh our memory.

Announcements. Chapter 2 - Part 1 1

Student Number: UTORid: Question 0. [1 mark] Read and follow all instructions on this page, and fill in all fields.

Propositional Calculus. Math Foundations of Computer Science

ece5745-pla-notes.txt

Transcription:

8 Lecture 22: Implementing ombinational Logic S 5 L22 James. Hoe Dept of EE, MU April 9, 25 Today s Goal: Design some combinational logic circuits Announcements: Read Rizzoni 2.4 and 2.5 HW 8 due today Handouts: Lab for week of 4/2 (on lackboard) HW 9 due Tuesday 4/2 (on lackboard) HW 8 Solutions (on lackboard later today) S 5 L22 2 Universality of NAND and NOR Gates Either NAND or NOR is sufficient to implement AND/OR/NOT convenient because inverting logic gates arise naturally in transistor based implementations NOT gate: X X X X AND gate OR gate X X ut still, how do we know AND/OR/NOT is sufficient to implement any combinational function imaginable? X X+ X X X X+

Let s Design Something S 5 L22 3 Input: bit A, bit, and bit Output: 2 bit S that is a 2 bit unsigned integer; indicates how many bits of the input A, and are asserted; possible values are,, 2, 3 Start with the Truth Table 2 N rows for a function of N inputs better to enumerate input patterns systematically, e.g., as if counting uniquely and unambiguously define a combinational function Now what? A S[] S[] anonical Sum of Products (SOP) S 5 L22 4 Each row of a truth table corresponds to a distinct input combination (aka, a minterm ) e.g., row corresponds to A, aka m row corresponds to A, aka m row 2 corresponds to A, etc. onstruct a function by OR ing the minterms in the on set (i.e., the s) S[]=A +A +A +A m m2 m4 m7 S[]=A +A +A +A m3 m5 m6 m7 aka m2 A S[] S[]

2 level SOP Implementation S[]=A +A +A +A each minterm is a product (AND is boolean multiply) S[] is the sum of products (OR is boolean addition) Every function has a truth table; every truth table has a corresponding canonical SOP form every fxn can be implemented using AND/OR/NOT S 5 L22 5 A S[] Try S[] on your own NAND NAND is SOP S 5 L22 6 What if you have only NANDs A S[]

anonical Product of Sums (POS) S 5 L22 7 What if the truth table is mostly s and you are too lazy to write out all those minterms? ANS: write SOP for F E.g., F =A +A Apply De Morgan to get back F in POS form F=(A++)(A ++ ) This is a maxterm, that is, (A++) is true everywhere except A A F 2 level POS Implementation F=(A++)(A ++ ) each maxterm is a sum (OR is boolean addition) F is the product of sums (AND is boolean multiply) Every function also has a canonical POS form NOR NOR is POS S 5 L22 8 A F

Minimum SOP Form Simplified SOP expression that minimizes the number of gates and the number of input to gates, e.g., F =A +A +A +A +A =A +A +A +A +A+A rule 3 =A +A +A +A+A +A rule =A +A +A +A+A( +) rule 4 =A +A +A +A+A rule 4 =A +A +A +A+A rule 6 Let s make the last 3 steps into a theorem X +X=X( +)=X =X (Uniting Theorem) F = (A +A )+(A +A)+A = A +A+A = +A an we do any better? If not, can we know for sure? S 5 L22 9 A F Applying the Uniting Theorem S 5 L22 How to recognize opportunities to unite? A F looking for pairs of minterms in the on set that are distance (reachable by toggling one input) E.g., A and A F asserted if A, independent of replace A +A by A in SOP ut this is tricky to do... not all minterm neighbors are easy to see in a truth table united terms themselves can be further united, e.g., A +A=

Truth Table on a ube S 5 L22 A A A A = = A= A A A A A F Truth Table on a ube S 5 L22 2 A :: A:: A :: A :: = = A= A :: A :: A :: A :: F =A +A +A +A+A F= + A A F

Karnaugh Map (K map) = half S 5 L22 3 A A A A A= half A A A A = half Same as the 3 d cube before, but easier to draw each minterm has 3 adjacent neighbors minterms that differ in only input are adjacent A any two adjacent minterms form a d sub cube any 4 minterms in a rectangle or square form a 2 d sub cube A A A A A A A Karnaugh Map (K map) A F = A +A +A +A+A F = A +A+A = ++A F = + A each product is an implicant of F; i.e., a sufficient condition for F S 5 L22 4 A F Finding minimum SOP corresponds to covering all members of the onset using the largest cubes possible without redundant cubes

ADF 4 Variable Hypercube (Example 2.) = = A= D= S 5 L22 5 4 Variable K map: Example 2. S 5 L22 6 D F= AD+ D + + A D A Attempt to cover using, in order, 4 d, 3 d, 2 d, d, d (minterm) cubes Stop when all members of the on set are covered heck for redundancies (e sure to study examples in Rizzoni 2.4)

Does X+Z+X Z=X+X Z? S 5 L22 7 Z X Proof strategy I Expand X, Z, X Z to the 4 minterms Unite XZ and XZ to X; unite X Z and X Z to X Z Proof strategy II expand Z to minterms XZ and X Z XZ absorbs into X; X Z absorbs into X Z Does X+Z+X Z=X+X Z? S 5 L22 8 X+Z+X Z =X +Z +X Z rule 6 = X(Z+Z )+Z(X+X )+X Z(+ ) rule 4 = XZ+XZ +ZX+ZX +X Z+X Z rule 4 = XZ+XZ +XZ+X Z+X Z+X Z rule =XZ+XZ+XZ +X Z+X Z+X Z rule = XZ+XZ +X Z+X Z rule 3 = X(Z+Z )+X Z(+ ) rule 4 =X +X Z rule 4 =X+X Z rule 6

Does X+Z+X Z=X+X Z? (done another way) X+Z+X Z = X+Z +X Z rule 6 = X+Z(X+X )+X Z rule 4 = X+ZX+ZX +X Z rule 4 = X+XZ+X Z+X Z rule = X+XZ+X Z+X Z rule = X +XZ+X Z +X Z rule 6 = X(+Z)+X Z(+) rule 4 =X +X Z rule 2 =X+X Z rule 6 rule 5 absorption S 5 L22 9 Don t are S 5 L22 2 D code encodes a decimal digit using 4 bits as 2 ; as 2 ;.; 9 as 2 the patterns 2 ~ 2 are not used Suppose F controls the on/off of this segment of a 7 segment display F= for,,,,,, for,, don t care for ~ In a K map, don t care can have cake and eat it too treat them as s to enable larger cube covers but also okay to leave uncovered (like s)

4 Variable Example with Don t are S 5 L22 2 D x x x x x x F= +D + A F= for AD=,,,,,, for AD=,, don t care for AD= ~? Tricky K map Example S 5 L22 22 D A Following the simple K map recipe will result in a redundant cover in this example.

Useful K map onventions S 5 L22 23 Think of min terms in a truth table like binary numbers With N inputs, count from to 2 N For example, N=4 W X Z corresponding minterm W X Z W X Z W X Z W X Z WX Z WXZ WXZ Useful K map onventions onsistency saves time and reduces errors, e.g., N=4 vary the 2 more significant bits (WX) left and right vary the 2 less significant bits (Z) up and down. Transcribing from T table to K map by Gray counting the neighboring columns (or rows) differ by only bit > > > (and not > > >) W W S 5 L22 24 WX= WX= WX= WX= WX= WX= WX= WX= Z= Z= Z= Z= Z Z= Z= Z= Z= W X Z W X Z WX Z WX Z W X Z W X Z WX Z WX Z W X Z W XZ WXZ WX Z W X Z W XZ WXZ WX Z Z X X