Karnaugh Maps. Kiril Solovey. Tel-Aviv University, Israel. April 8, Kiril Solovey (TAU) Karnaugh Maps April 8, / 22

Similar documents
Combinational Logic Circuits

Digital Logic Lecture 7 Gate Level Minimization

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

QUESTION BANK FOR TEST

Philadelphia University Faculty of Information Technology Department of Computer Science. Computer Logic Design. By Dareen Hamoudeh.

Experiment 3: Logic Simplification

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

Chapter 2 Combinational Logic Circuits

Review: Standard forms of expressions

Gate Level Minimization

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 04. Boolean Expression Simplification and Implementation

CprE 281: Digital Logic

Module -7. Karnaugh Maps

Chapter 2. Boolean Expressions:

Chapter 3 Simplification of Boolean functions

Code No: R Set No. 1

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

2.6 BOOLEAN FUNCTIONS

Standard Forms of Expression. Minterms and Maxterms

BOOLEAN ALGEBRA. 1. State & Verify Laws by using :

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

S1 Teknik Telekomunikasi Fakultas Teknik Elektro FEH2H3 2016/2017

CMPE223/CMSE222 Digital Logic

Points Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map

Menu. Algebraic Simplification - Boolean Algebra EEL3701 EEL3701. MSOP, MPOS, Simplification

A B AB CD Objectives:

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

Combinational Circuits Digital Logic (Materials taken primarily from:

ECE380 Digital Logic

Question Total Possible Test Score Total 100

Chapter 2 Combinational

Code No: R Set No. 1

DKT 122/3 DIGITAL SYSTEM 1

Outcomes. Unit 9. Logic Function Synthesis KARNAUGH MAPS. Implementing Combinational Functions with Karnaugh Maps

COMBINATIONAL LOGIC CIRCUITS

Specifying logic functions

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10

Unit-IV Boolean Algebra

Digital Design. Chapter 4. Principles Of. Simplification of Boolean Functions

Experiment 4 Boolean Functions Implementation

Chapter 2: Combinational Systems

Computer Organization

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

Karnaugh Maps. Ioan Despi. University of New England. September 13, 2013

IT 201 Digital System Design Module II Notes

UNIT II. Circuit minimization

Slide Set 5. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

ENGIN 112 Intro to Electrical and Computer Engineering

Chapter 3. Gate-Level Minimization. Outlines

Simplification of Boolean Functions

2008 The McGraw-Hill Companies, Inc. All rights reserved.

Announcements. Chapter 2 - Part 1 1

To write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using Karnaugh Map.

Karnaugh Map (K-Map) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using K-map

Chapter 2 Combinational Logic Circuits

60-265: Winter ANSWERS Exercise 4 Combinational Circuit Design

Gate-Level Minimization. section instructor: Ufuk Çelikcan

X Y Z F=X+Y+Z

SEE1223: Digital Electronics

CS8803: Advanced Digital Design for Embedded Hardware

Code No: 07A3EC03 Set No. 1

Lecture 22: Implementing Combinational Logic


Chapter 6. Logic Design Optimization Chapter 6

LOGIC CIRCUITS. Kirti P_Didital Design 1

Code No: R Set No. 1

Digital logic fundamentals. Question Bank. Unit I

Gate Level Minimization Map Method

Combinational Logic with MSI and LSI

POWR IP PZ1/17

Binary logic. Dr.Abu-Arqoub

Contents. Chapter 3 Combinational Circuits Page 1 of 34

Definitions. 03 Logic networks Boolean algebra. Boolean set: B 0,

Lecture 4: Implementation AND, OR, NOT Gates and Complement

Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

Synthesis 1. 1 Figures in this chapter taken from S. H. Gerez, Algorithms for VLSI Design Automation, Wiley, Typeset by FoilTEX 1

Combinational Logic Circuits Part III -Theoretical Foundations

CS470: Computer Architecture. AMD Quad Core

ece5745-pla-notes.txt

Spring 2010 CPE231 Digital Logic Section 1 Quiz 1-A. Convert the following numbers from the given base to the other three bases listed in the table:


University of Technology

EE 8351 Digital Logic Circuits Ms.J.Jayaudhaya, ASP/EEE

Digital Computer Arithmetic

A graphical method of simplifying logic

Dr. S. Shirani COE2DI4 Midterm Test #1 Oct. 14, 2010

1. Mark the correct statement(s)

Basic circuit analysis and design. Circuit analysis. Write algebraic expressions or make a truth table

Midterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil

Chapter 3. Boolean Algebra and Digital Logic

Chapter 2 Boolean algebra and Logic Gates

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering. Digital Computer Arithmetic ECE 666

Switching Theory And Logic Design UNIT-II GATE LEVEL MINIMIZATION

COMPUTER ARCHITECTURE AND DIGITAL DESIGN

R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai

DIGITAL CIRCUIT LOGIC UNIT 5: KARNAUGH MAPS (K-MAPS)

ISC 2007 COMPUTER SCIENCE PAPER 1 THEORY PART I Answer all questions in this part

Computer Science. Unit-4: Introduction to Boolean Algebra

Transcription:

Karnaugh Maps Kiril Solovey Tel-Aviv University, Israel April 8, 2013 Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 1 / 22

Reminder: Canonical Representation Sum of Products Function described for the inputs for which it returns 1 f (x, y, z) Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 2 / 22

Reminder: Canonical Representation Sum of Products Function described for the inputs for which it returns 1 f (x, y, z) = (2, 3, 4, 6) = x yz + x yz + xy z + xyz Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 2 / 22

Reminder: Canonical Representation Product of Sums Function described for the inputs for which it returns 0 f (x, y, z) = (0, 1, 5, 7) = (x +y +z) (x +y +z ) (x +y +z ) (x +y +z ) Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 3 / 22

Canonical Representation is Wasteful The function will be written in SOP as f (x, y) = 1 f (x, y) = x y + x y + xy + xy Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 4 / 22

Karnaugh Maps Provide a geometric visualisation of boolean functions Simplify SOP/POS representation Reduce number of variables in boolean expression Reduce number of minterms in expression Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 5 / 22

K-maps for 3-variable functions Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 6 / 22

K-maps for 4-variable functions Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 7 / 22

Properties of K-maps SOP Every two neighbors (horizontal or vertical) differ in one bit Elements from first and last column (or row) are neighbors too If the value of two neighbors is 1 then their minterms can be merged xy + xy = x(y + y) = x 1 = x Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 8 / 22

Properties of K-maps SOP Every two neighbors (horizontal or vertical) differ in one bit Elements from first and last column (or row) are neighbors too If the value of two neighbors is 1 then their minterms can be merged xy + xy = x(y + y) = x 1 = x x 1 x 2 x 3 x 4 x 1 x 2x 3 x 4 Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 8 / 22

Properties of K-maps SOP Every two neighbors (horizontal or vertical) differ in one bit Elements from first and last column (or row) are neighbors too If the value of two neighbors is 1 then their minterms can be merged xy + xy = x(y + y) = x 1 = x x 1 x 3 x 4 Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 8 / 22

Properties of K-maps POS Similarly, for neighbors with value 0: (x + y)(x + y ) = xx + yx + y x + yy = x + x(y + y ) + 0 = x (x 1 + x 2 + x 3 + x 4 )(x 1 + x 2 + x 3 + x 4 ) Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 9 / 22

Properties of K-maps POS Similarly, for neighbors with value 0: (x + y)(x + y ) = xx + yx + y x + yy = x + x(y + y ) + 0 = x (x 1 + x 3 + x 4 ) Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 9 / 22

Properties of K-maps Similarly, clusters of 4,8,16 can be merged Cluster: Collection of cells that form a rectangle All cells in cluster have the same number of neighbors (> 0) Notice that variables whose value changes in the cluster vanish x 1 x 4 Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 10 / 22

K-maps Goal: cover all 1 s using a minimal number of clusters or all 0 s This results in the simplified representation of function (SOP/POS) Example: Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 11 / 22

Cluster-finding algorithm Put isolated 1 s (without neighbors) in separate clusters of size 1 Find 1 s for which there is only one cluster of size 2 that contains them Add the respective clusters of size 2 Find 1 s for which there is only one cluster of size 4 that contains them Add the respective clusters of size 4 Repeat for clusters of 8 and 16 * Use minimal number of clusters to cover leftover 1 s Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 12 / 22

Example Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 13 / 22

Example Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 13 / 22

Example Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 13 / 22

Example Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 13 / 22

Example Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 13 / 22

Unnecessary clusters Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 14 / 22

Examples (valid solution) Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 15 / 22

Don t cares The output of some functions is not defined for certain inputs For instance: circuit that implements a digital decimal digit Input is 4 bits (required to represent the number 9) Output of circuit for input > 9 is not defined Simplifying a function with don t cares ( ) Assign to every a value (0,1) Goal: Increase size of existing clusters with real 1 s Never add new clusters Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 16 / 22

Don t cares Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 17 / 22

Implementing a Full-Adder FA computes the addition of 3 input bits Has two output bits: S i for result, C i+1 for carry Task: implement FA with logical circuit Steps for solution: Find truth tables of Si and C i+1 Find minimal expression for Si, C i+1 using K-maps Draw circuits for minimal expressions Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 18 / 22

Implementing a Full-Adder Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 19 / 22

Implementing a Full-Adder Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 20 / 22

Beyond K-maps K-maps applicable to functions with few variables (3-5) How to implement more complex functions? Example: Implement adder of two 4-digit numbers 8 inputs 5 outputs Use more complex building blocks Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 21 / 22

Exercise: number of 1 s Input: 6 bits of input ABCDEF Output: number of 1 s in input Inventory: 3 FA, 1 HA Solution: Solve separately for ABC, DEF Combine the two results Result is represented by S 2 S 1 S 0 Kiril Solovey (TAU) Karnaugh Maps April 8, 2013 22 / 22