PCI Express Link/Transaction Test Methodology

Similar documents
PCI Express TM. Architecture. Link Layer Test Considerations Revision 1.0

PCI Express Label Specification and Usage Guidelines Revision 1.0

Microsoft Windows 2016 Mellanox 100GbE NIC Tuning Guide

Jump Test of ESP8266 s Secondary Bootloader (V1.6+)

Gen-Z Identifiers September Copyright 2016 by Gen-Z. All rights reserved.

PCI-X Addendum to the PCI Compliance Checklist. Revision 1.0a

Architecture Specification

AMD Radeon ProRender plug-in for Unreal Engine. Installation Guide

Document Revision 1.0 September 16, 1998 Intel Hewlett-Packard NEC Dell

Bluetooth PC Card Transport Layer

PCI Express x16 Graphics 150W-ATX Specification Revision 1.0

Intel Server Board S2600CW2S

FOR TCG ACPI Specification

TCG Physical Security Interoperability Alliance IP Video Use Case 002 (PSI-UC-IPV002) Specification Version 1.0 Revision 0.2

PCI-X Protocol Addendum to the PCI Local Bus Specification Revision 2.0a

Intel Server Board S2400SC

Application Note. A Performance Comparison of Dialogic DM3 Media Boards for PCI Express and PCI

LED Manager for Intel NUC

Quest Collaboration Services 3.6. Installation Guide

PCI-X Protocol Addendum to the PCI Local Bus Specification Revision 2.0a

Intel Server Board S2600STB

Intel 848P Chipset. Specification Update. Intel 82848P Memory Controller Hub (MCH) August 2003

Installing FTDI Device Drivers for the QF4A512-DK under Windows XP

Intel X48 Express Chipset Memory Controller Hub (MCH)

Intel 945(GM/GME)/915(GM/GME)/ 855(GM/GME)/852(GM/GME) Chipsets VGA Port Always Enabled Hardware Workaround

Interoperability Specification for ICCs and Personal Computer Systems

Changing your Driver Options with Radeon Pro Settings. Quick Start User Guide v2.1

ERRATA FOR. Protection Profile PC Client Specific TPM. Errata Version 1.0 June 16, 2018 DRAFT. Specification Version 1.

TCG Storage Work Group. Storage Certification Program. Program Version 1.0 Document Revision 1.22 March 16, Contact: Doug Gemmill, TCG CPM T C G

Intel Server Board S5520HC

Changing your Driver Options with Radeon Pro Settings. Quick Start User Guide v3.0

PCI-X Addendum to the PCI Compliance Checklist. Revision 1.0b

PCI Express Signal Quality Test Methodology

Intel Cluster Ready Allowed Hardware Variances

Intel G31/P31 Express Chipset

Driver Options in AMD Radeon Pro Settings. User Guide

Macrotron Systems, Inc. Flash Media Products. Part Number Family: 2.5 PATA (IDE) SSD (High Performance Series) PA25SMXXXXXMXXMX

A.G.P. Pro Specification

Intel Desktop Board DX48BT2. MLP Report. Motherboard Logo Program (MLP) 6/17/2008

ERRATA FOR. TCG TPM I2C Interface Specification. Errata Version 1.0 April 6, Family 2.0 Level 00 Revision 1.

Intel Desktop Board DH61SA

Intel 82580EB/82580DB GbE Controller Feature Software Support. LAN Access Division (LAD)

Configuring Microsoft Windows Shared

Intel Server Board S1200BTS

Intel Unite. Intel Unite Firewall Help Guide

Revision: 0.30 June Intel Server Board S1200RP UEFI Development Kit Firmware Installation Guide

Intel Serial to Parallel PCI Bridge Evaluation Board

APPLICATION NOTE. AT03324: Atmel REB212BSMA-EK Quick Start Guide. Atmel MCU Wireless. Introduction

Intel Server Board S3420GPV

Neousys Technology Inc. PCIe-PoE2+/PCIe-PoE4+ User s Manual. Rev. A1

AVR42789: Writing to Flash on the New tinyavr Platform Using Assembly

Enterprise and Datacenter. SSD Form Factor. 1U Short Specification

Intel Small Business Extended Access. Deployment Guide

Enhanced Serial Peripheral Interface (espi) ECN

Intel Unite Plugin Guide for VDO360 Clearwater

ML605 PCIe x8 Gen1 Design Creation

Intel Desktop Board DP67DE

NVMe/PCIe - HDD Ramifications OCP Discussion of Options for PCIe/NVMe HDD Devices

GUID Partition Table (GPT)

Intel Desktop Board DZ68DB

Intel Server Board S1200V3RPO Intel Server System R1208RPOSHORSPP

Intel Server Board S1200V3RPO Intel Server System R1208RPOSHORSPP

Intel 865PE/P Chipset

Fan Control in AMD Radeon Pro Settings. User Guide. This document is a quick user guide on how to configure GPU fan speed in AMD Radeon Pro Settings.

PCI Express TM. Architecture. Configuration Space Test Considerations Revision 1.0

Intel Desktop Board DH61CR

Smart Plug User Guide

HX2VL Development Kit Guide. Doc. # Rev. **

Server Test Submission (STS) Report. Server WHQL Testing Services Enterprise Platforms and Services Division

IEEE1588 Frequently Asked Questions (FAQs)

Innovating and Integrating for Communications and Storage

Intel Server Board S2600CP Intel Server System P4000CP

Dr. Thomas Willis Principal Engineer Embedded and Communica3ons Group / LEPD February 27, 2011

Abila Nonprofit Online. Connection Guide

V-Series V30x Module Electrical, Physical Layer, and Application Integration. Customer Information Brief Version 1.4

82551QM/ER/IT Fast Ethernet PCI Controller MDI-X Functional Overview. Application Note (AP-472)

MOSAIC CONTROL DISPLAYS

Configuring Intel Compute Stick STK2MV64CC/L for Intel AMT

BIOS Update Release Notes

MCS9865 DOS Driver Installation User Manual

Workshop 4 Installation INSTALL GUIDE. Document Date: February 4 th, Document Revision: 1.1

Intel Desktop Board DQ35MP. MLP Report. Motherboard Logo Program (MLP) 5/7/2008

Getting started with DfuSe USB device firmware upgrade STMicroelectronics extension

Intel 852GME/852PM Chipset Graphics and Memory Controller Hub (GMCH)

Intel Desktop Board DH55TC

How to Show Grouping in Scatterplots using Statistica

LED-Matrix Display. LED2 Matrix Display. User Manual. Version 2.0

How to Create a.cibd File from Mentor Xpedition for HLDRC

Solid State Graphics (SSG) SDK Setup and Raw Video Player Guide

Memory Population Guidelines for AMD EPYC Processors

GRF AN003. GRF4003 Broadband Performance Optimization

IQEXTENDER IQ Module. Board Manual. March Order Number:

How to Create a.cibd/.cce File from Mentor Xpedition for HLDRC

Intel Server RAID Controller U2-1 Integration Guide For Microsoft* Windows NT* 4.0

Server Thermal Considerations to enable High Temperature Ambient Data Center Operations

Intel SRCS28X RAID Controller 814G Firmware Upgrade for Intel Storage System SSR316MJ+

Opendiem Training Addendum IIS

PCI Express TM Architecture. PHY Electrical Test Considerations Revision 1.1

SUMIT Industry Standard Module (SUMIT-ISM) SPECIFICATION

Enterprise and Datacenter. SSD Form Factor. 1U Long Specification

Transcription:

PCI Express Link/Transaction Test Methodology September 29, 2006 Revision 1.1

This page is intentionally left blank. 2 PCI Express Link/Transaction Test Methodology, Rev 1.1 <0003>

Revision History Document No. Rev. No. Description Rev. Date 0003 0.50 Initial Draft 08/18/2005 0003 0.90 WG Review Draft 09/08/2005 0003 1.0 Draft Release Candidate 09/23/2005 0003 1.1 Release for PCIe 1.1 09/29/2006 The PCI-SIG disclaims all warranties and liability for the use of this document and the information contained herein and assumes no responsibility for any errors that may appear in this document, nor does the PCI-SIG make a commitment to update the information contained herein. Contact the PCI-SIG office to obtain the latest revision of this checklist Questions regarding the ths document or membership in the PCI-SIG may be forwarded to: DISCLAIMER PCI-SIG 3855 SW 153 rd Drive Beaverton, OR, 97006 Phone: 503-619-0569 Fax: 503-644-6708 e-mail Administration@pcisig.com http://www.pcisig.com This document is provided "as is" with no warranties whatsoever, including any warranty of merchantability, noninfringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification, or sample. The PCI-SIG disclaims all liability for infringement of proprietary rights, relating to use of information in this specification. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein. All product names are trademarks, registered trademarks, or servicemarks of their respective owners. Copyright 1999, 2000, 2003, 2005, 2006 PCI-SIG 3 PCI Express Link/Transaction Test Methodology, Rev 1.1 <0003>

Contents 1 Windows XP Link / Transaction... 7 1.1 Link / Transaction test procedure... 7 4 PCI Express Link/Transaction Test Methodology, Rev 1.1 <0003>

Figures Figure 1.1 New Hardware Wizard... 7 Figure 1.2 Link / Transaction Test Suite Default Menu... 8 Figure 1.3 Select DUT... 9 Figure 1.4 Test Selection Menu... 10 Figure 1.5 Initiate Test... 11 Figure 1.6 Message Dialog Box... 12 Figure 1.7 Test Results Window Test Passed Example... 12 Figure 1.8 Test Results Window Test Failed Example... 13 Figure 1.9 Test Results Report Summary... 14 Figure 1.10 Test Result Detailed Log... 15 Figure 1.11 Failed Test Summary Showing in Red... 16 Figure 1.12 Test Result Detailed Log... 17 Figure 1.13 Saving Detailed Log Files... 18 5 PCI Express Link/Transaction Test Methodology, Rev 1.1 <0003>

This page is intentionally left blank. 6 PCI Express Link/Transaction Test Methodology, Rev 1.1 <0003>

1 Windows XP Link / Transaction 1.1 Link / Transaction test procedure This test procedure is should be followed whether testing PCIe 1.1 or PCIe 1.0a add-in cards Use the PCI SIG system designated for running the Link/Transaction PCIe card test. Power off system and remove AC power from power supply to remove V Aux power from system. Install vendor card on the top connector of the PTC installed in any Express slot and then power on system. Make sure that the PTC is configured for add-in card testing and external power is connected. The PTC should be secured in the system slot to avoid dislodging it when the vendor card is installed on top of it. After Windows loads if a "New Hardware Wizard" appears press "Cancel" - Do not install ANY device drivers. Figure 1.1 New Hardware Wizard 7 PCI Express Link/Transaction Test Methodology, Rev 1.1 <0003>

Start the PTC Test Suite - Start menu - Programs - Agilent E2969A Series for PCI Express - PTC Test Suite - Then click on PTC Test Suite The Application will come up to the default menu below Figure 1.2 Link / Transaction Test Suite Default Menu In the application menu click on Tests and Select DUT 8 PCI Express Link/Transaction Test Methodology, Rev 1.1 <0003>

In the menu below scroll down and select the DUT by clicking on it. Figure 1.3 Select DUT The menu will close. (If the PTC is not moved to a different slot, the DUT selection remains valid and the Select DUT does not have to be performed for a new DUT). 9 PCI Express Link/Transaction Test Methodology, Rev 1.1 <0003>

In the application menu click on Tests and Select all tests. All the tests will be selected as shown below with the Execute boxes checked. Figure 1.4 Test Selection Menu 10 PCI Express Link/Transaction Test Methodology, Rev 1.1 <0003>

Deselect the second test (CompletionTimeout_TXN_BFT_EP) and the seventh test (NegotiatedLinkWidth_TXN_BFT_EP) by clicking the Execute check mark boxes for these tests as shown in the menu below. Figure 1.5 Initiate Test Start the tests by clicking the green arrow on the application menu. The tests will execute in order from top to bottom. When the Transaction test (RequestCompletion_TXN_BFT_EP) starts to execute, the dialog box below will appear. Click the cancel button. 11 PCI Express Link/Transaction Test Methodology, Rev 1.1 <0003>

Figure 1.6 Message Dialog Box The dialog box will close and the tests continue running to completion. If the tests all pass, green PASSED boxes will be shown in the status for each of the tests as shown below. Figure 1.7 Test Results Window Test Passed Example 12 PCI Express Link/Transaction Test Methodology, Rev 1.1 <0003>

If any test fails, a red FAILED box will be shown in the Status for the failing test as shown below. Figure 1.8 Test Results Window Test Failed Example 13 PCI Express Link/Transaction Test Methodology, Rev 1.1 <0003>

To display the summary report for the tests run, click on View and Show Report summary in the application menu. The Report summary menu will appear as shown below. Figure 1.9 Test Results Report Summary 14 PCI Express Link/Transaction Test Methodology, Rev 1.1 <0003>

Click on Last Report to show a detailed log file for the test, as shown below. Figure 1.10 Test Result Detailed Log 15 PCI Express Link/Transaction Test Methodology, Rev 1.1 <0003>

Scroll down the Report summary menu to see all tests. If a test has failed the box color will be red, as shown below. Figure 1.11 Failed Test Summary Showing in Red Click on the Last Report on the failing test to display the detailed log file for this test. Scroll down to find the failures listed, as shown below. 16 PCI Express Link/Transaction Test Methodology, Rev 1.1 <0003>

Figure 1.12 Test Result Detailed Log - There are two tests that start with LinkRetrainOnRetryFail... One of these two tests must pass for the DUT to pass. - When testing a PCIe 1.1 add-in card it is not required to pass the RequestCompletion_TXN_BFT_EP test (this test is applicable when testing to PCIe 1.0a). In testing to PCIe 1.1 there are actually three additional Request Completion tests under the test name RequestCompletion11_TXN_BXT_EP. One test is to cover the case where Advanced Error Reporting (AER) is not supported, and the other two tests cover the cases where AER is supported. - When testing a PCIe 1.0a add-in card, it is necessary to pass either the RequestCompletion_TXN_BFT_EP test or the RequestCompletion11_TXN_BXT_EP test (RequestCompletion11_TXN_BXT_EP is a pass if either the first test (does not support AER) or the next two tests (does support AER) indicate a pass). Attempting to run the tests again without rebooting the system may result in undefined behavior (including hanging the system to the point that it will be necessary to pull the power plug on the test system). 17 PCI Express Link/Transaction Test Methodology, Rev 1.1 <0003>

To save the log files go to the following location and copy all the files to a directory of your choice. The log files will be deleted each time the PTC Test Suite application is launched. If the tests are run multiple times without closing the PTC Test Suite application, multiple copies of the test logs will be created. Figure 1.13 Saving Detailed Log Files 18 PCI Express Link/Transaction Test Methodology, Rev 1.1 <0003>