TEACHING & EXAMINATION SCHEME For the Examination COMPUTER SCIENCE. B.Sc. Part-I

Similar documents
UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan

DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER.

SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR

UNIVERSITY POLYTECHNIC B.I.T., MESRA, RANCHI. COURSE STRUCTURE (W.E.F Batch Students) (Total Unit 7.5) Sessional Unit Code. Theory Unit Course

Applied Mathematics [AMT] S.Y. Diploma : Sem. III [CO/CM/IF/CD]

SCHEME OF EXAMINATION FOR B.Sc.(COMPUTER SCIENCE) SEMESTER SYSTEM (Regular Course) w.e.f Scheme for B.Sc.-I. Semester-I. Internal Assessment

CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

DE Solution Set QP Code : 00904

END-TERM EXAMINATION

HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

Scheme G. Sample Test Paper-I

SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0

Injntu.com Injntu.com Injntu.com R16

Philadelphia University Student Name: Student Number:

PGDCA SEMESTER-I PGDCA 101: PC SOFTWARE: Unit-1: Introduction

Digital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition

R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

Digital logic fundamentals. Question Bank. Unit I

SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

Hours / 100 Marks Seat No.

Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

R10. II B. Tech I Semester, Supplementary Examinations, May

VALLIAMMAI ENGINEERING COLLEGE

Sardar Patel University S Y BSc. Computer Science CS-201 Introduction to Programming Language Effective from July-2002

GARDEN CITY UNIVERSITY. Bachelor of Computer Applications SEMESTER- I. Course: CONCEPTS OF PROGRAMMING USING C LANGUAGE CODE: 05ABCAR17111 CREDITS: 04

(ii) Simplify and implement the following SOP function using NOR gates:

VALLIAMMAI ENGINEERING COLLEGE

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

SCHEME OF EXAMINATION FOR MASTER OF COMPUTER APPLICATIONS (MCA)

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT

PART B. 3. Minimize the following function using K-map and also verify through tabulation method. F (A, B, C, D) = +d (0, 3, 6, 10).

NOTIFICATION (Advt No. 1/2018) Syllabus (Paper III)


Semester: I Credits: 5. Category: MC No.of hrs/week: 5 CA PROGRAMMING IN C

Digital Logic Design Exercises. Assignment 1

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

SECOND SEMESTER BCA : Syllabus Copy

Code No: R Set No. 1

Course Title III Allied Practical** IV Environmental Studies #

UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS PART-A (2 MARKS)

NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni

COPYRIGHTED MATERIAL INDEX

Course Description: This course includes concepts of instruction set architecture,

DIGITAL ELECTRONICS. Vayu Education of India

Hours / 100 Marks Seat No.

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

Department of Computer Science University of Peshawar UNDERGTRADUATE CURRICULUM BCS

B.Sc. Final B.SC. PART-III PAPER I COMPUTER ORGANIZATION II

DIGITAL ELECTRONICS. P41l 3 HOURS

COURSE STRUCTURE AND SYLLABUS APPROVED IN THE BOARD OF STUDIES MEETING HELD ON JULY TO BE EFFECTIVE FROM THE ACADEMIC YEAR

R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad


BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS

ECE 2030B 1:00pm Computer Engineering Spring problems, 5 pages Exam Two 10 March 2010

Code No: R Set No. 1

1. Draw general diagram of computer showing different logical components (3)

FIRST SEMESTER BCA Syllabus Copy BCA103T : PROBLEM SOLVING TECHNIQUES USING C

Code No: R Set No. 1

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s. 2. Why the decimal number system is also called as positional number system?

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

GATE CSE. GATE CSE Book. November 2016 GATE CSE

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS

Department of Technical Education DIPLOMA COURSE IN ELECTRONICS AND COMMUNICATION ENGINEERING. Fifth Semester. Subject: VHDL Programming

Code No: 07A3EC03 Set No. 1

Problem solving using standard programming techniques and Turbo C compiler.

St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad

APPENDIX A SHORT QUESTIONS AND ANSWERS

TH INT TOTAL PR OR TW Max Min Max Min Max Min Max Min Max Min 1 Mathematics III CO

LOGIC DESIGN. Dr. Mahmoud Abo_elfetouh

CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES.

TEACHING AND EXAMINATION SCHEME FOR

Computer Sc. & IT. Digital Logic. Computer Sciencee & Information Technology. 20 Rank under AIR 100. Postal Correspondence

Honorary Professor Supercomputer Education and Research Centre Indian Institute of Science, Bangalore

Course Batch Semester Subject Code Subject Name. B.E-Marine Engineering B.E- ME-16 III UBEE307 Integrated Circuits

Logic design Ibn Al Haitham collage /Computer science Eng. Sameer

D I G I T A L C I R C U I T S E E

Government of Karnataka Department of Technical Education Board of Technical Examinations, Bengaluru

10EC33: DIGITAL ELECTRONICS QUESTION BANK

Computer Organization

B.Sc II Year Computer Science (Optional)

1. Mark the correct statement(s)

This tutorial gives a complete understanding on Computer Logical Organization starting from basic computer overview till its advanced architecture.

R07

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) UNIT-I

DIRECTORATE OF DISTANCE EDUCATION COMPUTER ORGANIZATION AND ARCHITECTURE/INTRODUCTION TO COMPUTER ORGANIZATION AND ARCHITECTURE

Bachelor in Computer Application (BCA)

Reference Sheet for C112 Hardware

SEMESTER SYSTEM, A. PROPOSED SCHEME FOR B.Sc. (ELECTRONICS MAINTENANCE)

INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad ELECTRONICS AND COMMUNICATIONS ENGINEERING

Digital Design. Verilo. and. Fundamentals. fit HDL. Joseph Cavanagh. CRC Press Taylor & Francis Group Boca Raton London New York

ECE 2030D Computer Engineering Spring problems, 5 pages Exam Two 8 March 2012

Department Computer Science

ACADEMIC YEAR PLANNING - F.Y.J.C. ( ) F.Y.J.C. COMPUTER SCIENCE (Theory)

ii) Do the following conversions: output is. (a) (101.10) 10 = (?) 2 i) Define X-NOR gate. (b) (10101) 2 = (?) Gray (2) /030832/31034

Transcription:

TEACHING & EXAMINATION SCHEME For the Examination -2015 COMPUTER SCIENCE THEORY B.Sc. Part-I CS.101 Paper I Computer Oriented Numerical Methods and FORTRAN Pd/W Exam. Max. (45mts.) Hours Marks 150 2 3 50 CS.102 Paper II Database Management System 2 3 50 CS.103 Paper III Digital Electronics and Computer 2 3 50 Organisation PRACTICAL 75 (a) Digital Electronics Lab. 3(1 day) 37 (b) Software Lab. 3( 1day) }5 38 Total 225 B.SC. PART-I PAPER 1 COMPUTER ORIENTED NUMERICAL METHODS AND FORTRAN Note: The question paper for the examination will be divided in three parts i.e., Section A, Section B and Section C. Section A: Will consist of 10 compulsory questions. There will be two questions from each unit and answer of each question shall be limited upto 30 words. Each question will carry 1 mark. Section B: Will consist of 10 questions. Two questions from each unit will be set and students will answer one question from each Unit. Answer of each question shall be limited upto 250 words. Each question carry 3.5 marks. Section C: Will consist of total 05 questions. The paper setter will set one question from each Unit and students will answer any 03 questions and answer of each question shall be limited upto 500 words. Each question will carry 7.5 marks. 1

UNIT 1: Language FORTRAN: Numerical constants, Variable names, Type statements, Arithmetic operations, Arithmetic expressions, Mixed Mode, Built in mathematical functions, unformatted input out-put, Formatted input out-put, Field specifications, output field specifications, literal field, records, Repetition factors. UNIT 2: Transfer of control: Unconditional and conditional transfer, relational expressions, Logical IF statement & computed GOTO statement, Do Loops : Use of Do Statements, Exit from Do loop, Continue statement, and Nested Do loops, Arrays : Declaration of arrays, Linear and multidimensional arrays, Input /Output Statement for arrays and Implied Do loops. UNIT 3 : Function and Subroutine : Subprogram declaration and calling a function subprogram, Arithmetic statement functions, subroutines, difference between function and subroutine, Logical constants and Logical variables, Logical operators and Logical expressions, Type statement, IMPLICIT Statements, Double precision, Unlabelled Common Statement, Labeled Common Statement, Equivalence Statements. UNIT 4: Computer Arithmetic: Floating point representation of numbers, arithmetic operations with normalized floating point numbers and their consequences, Errors in number representations. Iterative Methods for solving Equations: Successive approximation, Bisection, false position and Newton Raphson methods; Convergence of iterative methods. UNIT 5: Solution of simultaneous and ordinary differential equations: Taylor s series and Euler s method, Runge-Kutta methods and predictor corrector method. Newton s and Lagrange s interpolation formula. Numerical differentiation, Numerical Integration: Newton cote s quadrature formula, Trapezoidal rule and Simpson s rule, Curve fitting by the method of least squares. PAPER II DATA BASE MANAGEMENT SYSTEM Note: The question paper for the examination will be divided in three parts i.e., Section A, Section B and Section C. Section A: Will consist of 10 compulsory questions. There will be two questions from each unit and answer of each question shall be limited upto 30 words. Each question will carry 1 mark. Section B: Will consist of 10 questions. Two questions from each unit will be set and students will answer one question from each Unit. Answer of each question shall be limited upto 250 words. Each question carry 3.5 marks. 2

Section C: Will consist of total 05 questions. The paper setter will set one question from each Unit and students will answer any 03 questions and answer of each question shall be limited upto 500 words. Each question will carry 7.5 marks. UNIT 1: Data: Definition, uses, need, purpose of data base system, data abstraction, data models, data independence, data definition language, data manipulation language, data base manager, data base administrator, data base users, over all system structure, implementation and trade-offs of files. UNIT 2: Entity-Relationship Model: Entities and entities sets, relationships and relationship sets, attributes, mapping constraints, keys, E-R diagrams, reducing E-R diagrams to tables, generation, aggregation design of an E-R data base scheme. UNIT 3: Structure of relational databases, relational algebra, the tuple relational calculus, the domain relational calculus, modifying the database, relational commercial languages: SQL, Query-byexample. UNIT 4: RDBMS: Database file creation, updating, indexes, constants and functions and operators, logical functions, relational operators, logical operators, FOR and WHILE clauses. UNIT 5 : Report generation, design of report form, page layout, grouping, use of RQBE, understanding relational data bases, one to many relations, many to many and one to one relations, the RQBE window, the Select command. PAPER III DIGITAL ELECTRONICS AND COMPUTER ORGANISATION Note: The question paper for the examination will be divided in three parts i.e., Section A, Section B and Section C. Section A: Will consist of 10 compulsory questions. There will be two questions from each unit and answer of each question shall be limited upto 30 words. Each question will carry 1 mark. Section B: Will consist of 10 questions. Two questions from each unit will be set and students will answer one question from each Unit. Answer of each question shall be limited upto 250 words. Each question carry 3.5 marks. Section C: Will consist of total 05 questions. The paper setter will set one question from each Unit and students will answer any 03 questions and answer of each question shall be limited upto 500 words. Each question will carry 7.5 marks. 3

UNIT 1: Logic fundamentals and Boolean algebra: Binary, Octal, Decimal and Hexadecimal numbers and their inter conversion, BCD, ASCII and Gray codes, logic gates: DTL and TTL circuits. Boolean algebra, De Morgan s theorems and their applications to logic circuit analysis and synthesis, formulation of minimization problem prime implicants, Karnaugh map. UNIT 2: Arithmetic and logic elements: logical construction and analysis of half adder, full adder, addersubtractor, multiplexers, demultiplexer, Flip Flops: RS latches; level clocking, D-latches, edge triggered D-Flip Flop, JK Flip Flop, JK master slave Flip Flop, UNIT 3: Registers and Counters: Buffer register, Shift register: Shift-Left, Shift-Right and ring counter, Counters: Asynchronous & synchronous counter, Mod counters, Divide by N counters, sequential counters and BCD counters. UNIT 4: Data Representation: Sign magnitude representation, Fixed-point representation, Floating point representation. Comparison and subtraction of unsigned binary numbers: 4-bit magnitude comparator using logic gates, 4-bit adder-subtractor. Error detection and correction: Parity generator-checker, Hamming codes (1-bit detection-correction). UNIT 5: IC Fabrication: Basic monolithic IC, epitaxial growth, photo masking, etching, diffusion of impurities, isolation techniques. Fabrication of: resistance, capacitance, diodes, transistors and FET devices. Advantages of IC technology. Books Suggested: Lipschutz, S And Poe, A.: Programming With FORTRAN, Schaum s Outline Series, Mcgraw Hill Rajaraman, V. : Computer Oriented Numerical Methods, Prentice Hall Of India. Rajaraman, V. : Computer Programming In FORTRAN, Prentice Hall Of India. Malvino : Digital Computer Electronics Introduction To Micro-Computers, Tata Mcgraw Hill. Malvino : Digital Principles and Application, Tata Mcgraw Hill. Mottershed : Electronic Devices and Circuits, PHI Korth, H.P. and Silberschatz, A: Data Base System Concepts, McGraw Hill Martin, J.: An Introduction to Database System, Vol. I, Narosa Publishing House. Ulman, J.D.: Principles of Database Management System, (Second Edition), Galgotia Publishers Pvt. Ltd. Sze S.M. Physics of Semiconductor Devices: Physics & Technology. Wiley Eastern. 4

DIGITAL ELECTRONICS EXPERIMENTS FOR PRACTICAL WORK 1. To study the function of Basic Logic Gates and verify their truth table. AND, OR, NOT, NAND, NOR, X-OR. 2.To study the application of AND, OR, NAND, X-OR gates for gating digital signals. 3. (a) To study the different Logical Expression and their simplifications. (b) To familiarize and verify the Boolean algebraic theorems. 4.To study the different arithmetic circuits using logic gates: (a) Half adder and Half subtractor. (b)full adder. 5.To study the BCD to Binary and Binary to BCD code converter. 6.To study the Binary to Gray and Gray to Binary code converter. 7.Study of Encoder circuits: (a) Decimal to BCD encoder. (b)octal to Binary encoder. 8. Study of Decoder circuits: (a)bcd to Decimal decoder. (b)bcd to 7 segments decoder. 9.To study the Flip-Flop circuits using gates: (a) R-S Flip-Flop. (b) J-K Flip-Flop. (c) Master slave J-K Flip-Flop. (d) D Flip-Flop. 10. To study the R-S, J-K and D Flip-Flop ICs. 11. Study the Registers and Counters: (a) Study of Shift Registers. (b) Study of Ring Counter. 12. To study the Asynchronous counter using Flip-Flop ICs 13. To study the Asynchronous counter ICs 14. To study the Synchronous counter using Flip-Flops ICs 15. To study the Synchronous counter ICs SOFTWARE LABORATORY 1. To write the program to show use of arithmetic operations with different data types. 2. To write the program to show use of Input and Output statements. 3. To write the program to show use of arithmetic expression using build-in functions. 3. To write the program using arithmetic IF statement. 4. To write the program using logical IF statement. 5. To write the program using DO loops. 7. To write the program using Arrays. 8. To write the program using function sub program. 9. To write the program using subroutine sub program. 10. To write the program using COMMON Statements. 5

11. Write a program to find solution of quadratic equation. 12Write a program to find root of an equation by Bisection method. 13. Write a program to find root of an equation by Secant method. 14. Write a program to find transpose of matrix. 15. Write a program to solve the set of simultaneous equations by Gauss elimination method. 16. Write a program to evaluate a polynomial by nested multiplication method. 17. Write a program to solve the set of simultaneous equations by Gauss-Seidal elimination method. 18. Solution of a differential equation by Euler s method. 19. Solution of a differential equation by Predictor-Corrector s method. 20. Numerical integration using Trapezoidal Rule. 6