Midterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil

Similar documents
Chapter 2. Boolean Expressions:

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT

1. Mark the correct statement(s)

ENEL 353: Digital Circuits Midterm Examination

QUESTION BANK FOR TEST

ECE 2030B 1:00pm Computer Engineering Spring problems, 5 pages Exam Two 10 March 2010

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

Digital logic fundamentals. Question Bank. Unit I

CS8803: Advanced Digital Design for Embedded Hardware

Incompletely Specified Functions with Don t Cares 2-Level Transformation Review Boolean Cube Karnaugh-Map Representation and Methods Examples

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic

Chapter 3. Gate-Level Minimization. Outlines

EECS 270 Midterm Exam

Student Number: UTORid: Question 0. [1 mark] Read and follow all instructions on this page, and fill in all fields.

Question Total Possible Test Score Total 100

Chapter 2: Combinational Systems

Chapter Three. Digital Components

ENEL Digital Circuits Midterm Examination

ECE 2020B Fundamentals of Digital Design Spring problems, 6 pages Exam Two 26 February 2014

ECE 2030D Computer Engineering Spring problems, 5 pages Exam Two 8 March 2012

Gate Level Minimization Map Method

Logic Design: Part 2

LECTURE 4. Logic Design

Computer Organization and Levels of Abstraction

2.6 BOOLEAN FUNCTIONS

Department of Electrical and Computer Engineering University of Wisconsin - Madison. ECE/CS 352 Digital System Fundamentals.

Review. EECS Components and Design Techniques for Digital Systems. Lec 05 Boolean Logic 9/4-04. Seq. Circuit Behavior. Outline.

2008 The McGraw-Hill Companies, Inc. All rights reserved.

Announcements. Chapter 2 - Part 1 1

LAB #1 BASIC DIGITAL CIRCUIT

Code No: 07A3EC03 Set No. 1

Code No: R Set No. 1

DIGITAL ELECTRONICS. P41l 3 HOURS

2/8/2017. SOP Form Gives Good Performance. ECE 120: Introduction to Computing. K-Maps Can Identify Single-Gate Functions

Midterm Exam #2 Review. CS 2308 :: Spring 2016 Molly O'Neil

Gate-Level Minimization. section instructor: Ufuk Çelikcan

Code No: R Set No. 1

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

Experiment 3: Logic Simplification

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

Experiment 4 Boolean Functions Implementation

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

TWO-LEVEL COMBINATIONAL LOGIC

Computer Organization and Levels of Abstraction

R10. II B. Tech I Semester, Supplementary Examinations, May

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Chapter 6. Logic Design Optimization Chapter 6

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

Chapter 2. Boolean Algebra and Logic Gates

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

ECE 331: N0. Professor Andrew Mason Michigan State University. Opening Remarks

EECS 140/141 Introduction to Digital Logic Design Fall Semester 2016 Exam #1 Date: 3 October 2016

Written exam for IE1204/5 Digital Design Thursday 29/

Lecture 4: Implementation AND, OR, NOT Gates and Complement

CprE 281: Digital Logic


SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

ELCT201: DIGITAL LOGIC DESIGN

Boolean Algebra and Logic Gates

Objectives: 1. Design procedure. 2. Fundamental circuits. 1. Design procedure

GATE CSE. GATE CSE Book. November 2016 GATE CSE

Specifying logic functions

Standard Forms of Expression. Minterms and Maxterms

MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s. 2. Why the decimal number system is also called as positional number system?

Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

SWITCHING THEORY AND LOGIC CIRCUITS

1. Fill in the entries in the truth table below to specify the logic function described by the expression, AB AC A B C Z

EECS150 Homework 2 Solutions Fall ) CLD2 problem 2.2. Page 1 of 15

Injntu.com Injntu.com Injntu.com R16

Slide Set 5. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

Code No: R Set No. 1

ELCT201: DIGITAL LOGIC DESIGN

IT 201 Digital System Design Module II Notes

Purdue IMPACT 2015 Edition by D. G. Meyer. Introduction to Digital System Design. Module 2 Combinational Logic Circuits

To write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using Karnaugh Map.

CDS Computing for Scientists. Midterm Exam Review. Midterm Exam on October 22, 2013

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

Department of Electrical and Computer Engineering University of Wisconsin - Madison. ECE/CS 352 Digital System Fundamentals.

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

Karnaugh Map (K-Map) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using K-map

Chap-2 Boolean Algebra

ECE 2020B Fundamentals of Digital Design Spring problems, 6 pages Exam Two Solutions 26 February 2014

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

ECE 241F Digital Systems

Lecture 5. Chapter 2: Sections 4-7


UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN

UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan

UNCA CSCI 255 Exam 1 Spring February, This is a closed book and closed notes exam. It is to be turned in by 1:45 PM.

Simplification of Boolean Functions

Chapter 2 Combinational Logic Circuits

Spring 2010 CPE231 Digital Logic Section 1 Quiz 1-A. Convert the following numbers from the given base to the other three bases listed in the table:

Summary. Boolean Addition

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

Gate Level Minimization

Transcription:

Midterm Exam Review CS 2420 :: Fall 2016 Molly O'Neil

Midterm Exam Thursday, October 20 In class, pencil & paper exam Closed book, closed notes, no cell phones or calculators, clean desk 20% of your final grade 80 minutes to complete the exam Please bring a pencil and eraser! All writing will be done on exam paper that I'll hand out 2

Exam Format 100 points total 5 pages, each with 4 problems = 20 problems total (~4 minutes per) Each problem is worth 5 points -- regardless of difficulty Consider working on easy problems first! You must show work/reasoning to receive any credit! Each page has a different topic: 1: Numbers 2: Boolean Algebra & Gates 3: Canonical Forms / NAND Circuits 4: K-Maps & Minimization 5: CL Circuit Design / Structured Design Types of questions: Exercises very similar to homework problems......plus short-answer concept questions 3

Content Slides from lecture: Introduction, Motivation, & Background Numbers, Coding, & Arithmetic Binary Logic & Gates Boolean Algebra & Functions K-Maps & Minimization Combinational Circuits & Structured Logic Design Lecture slides: http://cs.txstate.edu/~mo1162/cs2420/schedule.html All homeworks (HW 1, HW 2, HW 3) NO HDLs/SystemVerilog! Nothing from lab! 4

Things You Should Know How to Do... (I) A. Numbers (1) Convert a hex # to octal via binary (2) Convert an octal # to hex via binary (3) Convert a fractional decimal # to binary (4) Convert a fractional binary, octal, or hex # to decimal (5) Describe 2's complement vs. 1's complement vs. signedmagnitude and their relative advantages/disadvantages (6) Represent a negative decimal # in 2's complement (7) Perform subtration on decimal #s using 2's complement encoding and binary arithmetic (must show work, including carries!) (8) Represent a decimal # in BCD 5

Things You Should Know How to Do... (II) B. Gates (1) Explain the operation (and/or draw a truth table) and know the symbols for AND, OR, NOT, NAND, NOR, XOR, and XNOR gates (2) Explain why NAND and NOR gates are universal (3) Draw a logic diagram from a Boolean expression (4) Construct a Boolean expression from a logic diagram C. Boolean Algebra (1) Construct a truth table from a Boolean expression (2) Demonstrate the validity of an identity via a truth table (3) Reduce a Boolean expression to a given # of literals using theorems & postulates (not K-Maps!) (4) Provide the complement of a function using DeMorgan's theorem 6

Things You Should Know How to Do... (III) D. Canonical Forms (1) Via a truth table, express a function in canonical SOP form (as an expression) or as a sum of minterms (2) Via a truth table, express a function in canonical POS form (as an expression) or as a product of maxterms (3) Convert between maxterm/minterm #s and Boolean expressions (4) Express a Boolean function in canonical SOP or POS form working directly from the expression, not via truth table (5) Describe the relationship between the minterms and maxterms of a function E. NAND Circuits (1) Use bubble-pushing/demorgan's equivalencies to express a function using only NAND gates 7

Things You Should Know How to Do... (IV) F. K-Maps (1) Simplify a 3-variable function (given as an expression, truth table, or sum-of-minterms) to a minimal 2-level SOP using a K-Map (2) Simplify a 4-variable function (given as an expression, truth table, or sum-of-minterms) to a minimal 2-level SOP using a K-Map (3) Using a K-Map, simplify a Boolean expression with don't-care conditions (4) Identify prime implicants and essential prime implicants in a K- Map G. Minimization (1) Further simplify a reduced 2-level SOP expression (derived from a K-Map) by identifying common factors (2) Further simplify a reduced 2-level SOP expression (derived form a K-Map) by identifying XOR/XNOR patterns 8

Things You Should Know How to Do... (V) H. Combinational Logic Circuit Design (1) Given a description of a CL circuit's operation, draw a truth table for the function(s) (2) Use K-Maps to derive a simplified implementation of a multi-output combinational circuit (3) Identify a static timing hazard in a K-map and give a fix (4) Draw a waveform demonstrating the output values of a circuit over time, given a series of input changes I. Structured Logic Design (1) Use a mux to implement a Boolean function by using some of its input variables as mux selects and placing factored functions of the remaining variables on the mux inputs (2) Implement a canonical SOP expression using a decoder (3) Describe the operation of a multiplexor and demultiplexor (4) Understand and describe the internals of a half-adder 9

How to Prepare Review the slides Understand all the concepts Quiz yourself Review the homework solutions (on TRACS) Re-do the homeworks (without consulting any notes) And re-check your answers against the solutions Email me with questions that come up while you study Sleep! Eat breakfast! 10