Product Change Notification (PCN)

Similar documents
AS6C6264 8K X 8 BIT LOW POWER CMOS SRAM REVISION HISTORY. Feb

AS6C K X 8 BIT LOW POWER CMOS SRAM

LP621024E-I Series 128K X 8 BIT CMOS SRAM. Document Title 128K X 8 BIT CMOS SRAM. Revision History. AMIC Technology, Corp.

8K X 8 BIT LOW POWER CMOS SRAM

CMOS Static RAM 1 Meg (128K x 8-Bit) Revolutionary Pinout

IDT71V124SA/HSA. 3.3V CMOS Static RAM 1 Meg (128K x 8-Bit) Center Power & Ground Pinout

IDT71016S/NS. CMOS Static RAM 1 Meg (64K x 16-Bit)

3.3V CMOS Static RAM for Automotive Applications 4 Meg (256K x 16-Bit)

Rev. No. History Issue Date Remark

256K x 16 4Mb Asynchronous SRAM

AS7C34098A-8TIN 256K X 16 BIT HIGH SPEED CMOS SRAM

64K x 16 1Mb Asynchronous SRAM

LP62S16256G-I Series. Document Title 256K X 16 BIT LOW VOLTAGE CMOS SRAM. Revision History. Rev. No. History Issue Date Remark

CMOS SRAM. K6T4008C1B Family. Document Title. Revision History. 512Kx8 bit Low Power CMOS Static RAM. Revision No. History. Remark. Draft Date 0.

512K x 8 4Mb Asynchronous SRAM

AS6C TINL 16M Bits LOW POWER CMOS SRAM

16Mb(1M x 16 bit) Low Power SRAM

LY61L102416A 1024K X 16 BIT HIGH SPEED CMOS SRAM

4Mb Async. FAST SRAM Specification

LY62L205016A 32M Bits ( 2Mx16 / 4Mx8 Switchable) LOW POWER CMOS SRAM

LY62L409716A 4M X 16 BIT LOW POWER CMOS SRAM

LY62L102516A 1024K x 16 BIT LOW POWER CMOS SRAM

MOS INTEGRATED CIRCUIT

4Mb Async. FAST SRAM A-die Specification

FEBRUARY/2008, V 1.c Alliance Memory Inc. Page 1 of 13

LY62L K X 16 BIT LOW POWER CMOS SRAM

LY62L K X 16 BIT LOW POWER CMOS SRAM

MOS INTEGRATED CIRCUIT

ACT S512K32 High Speed 16 Megabit SRAM Multichip Module

LY62W K X 16 BIT LOW POWER CMOS SRAM

White Electronic Designs

MOS INTEGRATED CIRCUIT

8K X 8 BIT LOW POWER CMOS SRAM

512Kx8 Monolithic SRAM, SMD

IDT7134SA/LA. HIGH-SPEED 4K x 8 DUAL-PORT STATIC SRAM

EDI8G322048C DESCRIPTION FEATURES PIN CONFIGURATION PIN NAMES

White Electronic Designs

Rev. No. History Issue Date Remark

HIGH SPEED 128K (8K X 16 BIT) IDT70825S/L SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM )

128Kx8 CMOS MONOLITHIC EEPROM SMD

ACT-S128K32 High Speed 4 Megabit SRAM Multichip Module

VERY LOW POWER 1.8V 16K/8K/4K x 16 DUAL-PORT STATIC RAM

HIGH-SPEED 4K x 8 FourPort TM STATIC RAM

AT28C16. 16K (2K x 8) CMOS E 2 PROM. Features. Description. Pin Configurations

MARCH/2008, V 1.0 Alliance Memory Inc. Page 1 of 12

2-Megabit (256K x 8) 5-volt Only CMOS Flash Memory AT29C020. Features. Description. Pin Configurations

Low Power Pseudo SRAM

LY68L M Bits Serial Pseudo-SRAM with SPI and QPI

MX23L M-BIT MASK ROM (8/16-BIT OUTPUT) FEATURES PIN CONFIGURATION PIN DESCRIPTION 44 SOP ORDER INFORMATION

4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE. Rev. No. History Issue Date Remark

128K 8 CMOS FLASH MEMORY

W957D6HB. 128Mb Async./Burst/Sync./A/D MUX

512K bitstwo-wire Serial EEPROM

IDT7132SA/LA IDT7142SA/LA

CMOS SyncFIFO 64 x 8, 256 x 8, 512 x 8, 1,024 x 8, 2,048 x 8 and 4,096 x 8 LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

IDT7130SA/LA IDT7140SA/LA

MB85R M Bit (128 K 8) Memory FRAM CMOS DS E DESCRIPTIONS FEATURES FUJITSU SEMICONDUCTOR DATA SHEET

A23W8308. Document Title 262,144 X 8 BIT CMOS MASK ROM. Revision History. Rev. No. History Issue Date Remark

128K 8 CMOS FLASH MEMORY

MOS INTEGRATED CIRCUIT

AT28C K (32K x 8) Paged CMOS E 2 PROM. Features. Description. Pin Configurations

IS41C16257C IS41LV16257C

HIGH SPEED 1K X 8 DUAL-PORT STATIC SRAM

HIGH SPEED 2K X 8 DUAL-PORT STATIC RAM WITH INTERRUPTS

Industrial Temperature Range: -40 o C to +85 o C Lead-free available KEY TIMING PARAMETERS. Max. CAS Access Time (tcac) ns

HIGH SPEED 1K X 8 DUAL-PORT STATIC SRAM

W956D6KBKX. 64Mb Async./Burst/Sync./A/D MUX

4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE. Rev. No. History Issue Date Remark

HM628128BI Series. 131,072-word 8-bit High speed CMOS Static RAM

MB85R K (32 K 8) Bit. Memory FRAM DS E CMOS DESCRIPTIONS FEATURES PACKAGES FUJITSU SEMICONDUCTOR DATA SHEET

IS62WV12816DALL/DBLL IS65WV12816DALL/DBLL

1Mx16 16Mb DRAM WITH FAST PAGE MODE SEPTEMBER 2018

MX27C K-BIT [32K x 8] CMOS EPROM FEATURES GENERAL DESCRIPTION BLOCK DIAGRAM PIN CONFIGURATIONS PIN DESCRIPTION

CAT22C Bit Nonvolatile CMOS Static RAM

16Mbit, 512KX32 CMOS S-RAM MODULE

White Electronic Designs

M Rev: /10

HIGH SPEED 4K X 8 DUAL-PORT STATIC RAM WITH SEMAPHORE

MB85R1002A. 1 M Bit (64 K 16) Memory FRAM CMOS. DS v01-E DESCRIPTIONS FEATURES FUJITSU SEMICONDUCTOR DATA SHEET

64K x 32 Static RAM Module

IS41C16256C IS41LV16256C

D0 - D8 INPUT REGISTER. RAM ARRAY 64 x 9, 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9, 8,192 x 9 OUTPUT REGISTER RESET LOGIC RCLK REN1

HIGH SPEED 64K (4K X 16 BIT) IDT70824S/L SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM )

IS41C16100C IS41LV16100C

16Mbit, 512KX32 CMOS S-RAM MODULE

FM Kb Bytewide FRAM Memory

512KX8 CMOS S-RAM (Monolithic)

4Mbit, 512KX8 5V Flash Memory (Monolithic)

AT24C01A/02/04/08/16. 2-Wire Serial CMOS E 2 PROM. Features. Description. Pin Configurations. 1K (128 x 8) 2K (256 x 8) 4K (512 x 8) 8K (1024 x 8)

WINTEC I. DESCRIPTION: III. TIMING

4-Mbit (512K x 8) Static RAM

MB85R1001A. 1 M Bit (128 K 8) Memory FRAM CMOS. DS v01-E DESCRIPTIONS FEATURES FUJITSU SEMICONDUCTOR DATA SHEET

GND I/O15 I/O14 I/O13 I/O12 GND I/O11 I/O10 I/O9 I/O8 LCAS UCAS OE A9 A8 A7 A6 A5 A4 GND

CAT28C17A 16K-Bit CMOS PARALLEL EEPROM

K1C6416B2D Document Title 4Mx16 bit Synchronous Burst Uni-Transistor Random Access Memory 2 Revision History Revision No. History Draft Date Remark 0.

CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1,024 X 9, 2,048 X 9, 4,096 x 9 and 8,192 x 9

AL422 Data Sheets (Revision V1.1)

IS62/65WVS1288FALL IS62/65WVS1288FBLL. 128Kx8 LOW VOLTAGE, SERIAL SRAM with SPI, SDI and SQI INTERFACE DESCRIPTION

M0360. Rev: /08

PRODUCT/PROCESS CHANGE NOTICE (PCN)

Transcription:

Product Change Notification (PCN) Alliance Memory Inc. 511 Taylor Way, Suite 1, San Carlos, CA 94070 Main +1(650)610-6800 FAX +1(650)620-9211 Date: June 1, 2017 PCN TRACKING NO:PCN-29052017-01 Subject: Product Change Notification (PCN) for Alliance LPSRAM s (64K LPSRAM) Description of Change: Reason for Change Traceability, Guidelines (lot, date code, markings, shipment date) Updated Datasheet Summary of Changes between New and Old part numbers Product will only be offered in a new Die Revision Product revision to provide continuous support to Alliance s customers Traceable through marketing part # Part # has been changed and updated datasheets are posted on our website http://www.alliancememory.com/products/pdf/as6c6264.pdf See table 1 Below Table 1 Density Organization Alliance Part Number Alliance New Part Number 64K 8K x 8 U6264BDC07LLG1 AS6C6264-55PCN 64K 8K x 8 U6264BDK07LLG1 AS6C6264-55PIN 64K 8K x 8 U6264BS2C07LLG1 AS6C6264-55SCN 64K 8K x 8 U6264BS2C07LLG1TR AS6C6264-55SCNTR 64K 8K x 8 U6264BS2K07LLG1 AS6C6264-55SIN 64K 8K x 8 U6264BS2K07LLG1TR AS6C6264-55SINTR 64K 8K x 8 AS6C6264A-70PIN AS6C6264-55PIN 64K 8K x 8 AS6C6264A-70PCN AS6C6264-55PCN 64K 8K x 8 AS6C6264A-70SIN AS6C6264-55SIN 64K 8K x 8 AS6C6264A-70SINTR AS6C6264-55SINTR 64K 8K x 8 AS6C6264A-70SCN AS6C6264-55SCN 64K 8K x 8 AS6C6264A-70SCNTR AS6C6264-55SCNTR Last Time Buy Date: December 31 st 2017 Last Time Ship Date: March 31 st 2018 Sample and Production available NOW Sample Available Date: New Die Rev. has been in production for 10 years PCN Effective Date: June 1 st 2017 *Any orders after July 1 st, 2017 are Non-cancelable / Non-Returnable and cannot be changed. Products cannot be returned in stock rotations after this date. PRODUCTCHANGENOTICE SLS-0009 REVISION*A 1 st June 2017

Alliance Memory Inc. 511 Taylor Way, Suite 1, San Carlos, CA 94070 Main +1(650)610-6800 FAX +1(650)620-9211 Dear Valued Customer: This letter provides End of Life (EOL) notice of ZMD 64K Low Power SRAM products with a 64k density. These ZMD wafer will move from the original ZMD design to the Alliance design in Q3-2017. Please note that the ZMD design and the Alliance design are both fabricated from Global Foundries in Singapore. The assembly ( Greatek in Taiwan ) and testing (ChipMos in Taiwan) will remain the same. The delivery deadline is March 31st, 2018 with last time buy (LTB) deadline on December 31st, 2017. Please note that the standard shipment dates will apply in general and extended delivery dates must be pre-arranged and accepted in writing by Alliance Memory Management. Please see the below comparison between the ZMD design vs. the Alliance design. Samples are available now. Please contact your local Alliance Memory representative if you have any questions regarding this information. Yours sincerely, David Bagby President Alliance Memory Inc. PRODUCTCHANGENOTICE SLS-0009 REVISION*A 1 st June 2017

Comparison between AS6C6264-55XXN and AS6C6264A-70XXN 64Kb LP-SRAM Part Number&result AS6C6264-55PCN AS6C6264A-70PCN AS6C6264-55PIN AS6C6264A-70PIN AS6C6264-55SCN AS6C6264A-70SCN Comparison Result AS6C6264-55SCNTR AS6C6264A-70SCNTR AS6C6264-55SIN AS6C6264A-70SIN AS6C6264-55SINTR AS6C6264A-70SINTR Wafer Process Power Supply 2.7V~5.5V 4.5V ~ 5.5V Difference Speed:55ns Speed:70ns Typical Power Dissipation of Normal Operation Operating Temperature Max Operating Speed (Input/Output) Capacitance Definition Material s Diagram & Command Icc=45mA(Max.) Icc=55 ma (Max.) Icc1=10mA(Max.) Icc1=3mA(Max.) Standby Power 1μA Standby Power 1μA Difference ISB1= 50μA(Max.), C Temp ISB1= 80μA(Max.), I Temp ISB1= 2μA(Max.),C Temp ISB1= 5μA(Max.), I Temp Industrial:-40 to +85 Industrial:-40 to +85 Commercial:0 to +70 Commercial:0 to +70 55ns 70ns Input Capacitance CIN: <6pF. Input Capacitance CIN: <8pF. Input/Output Capacitance CI/ Output Capacitance CO: Difference O: <8pF. <10pF. Omit.(See datasheet) Omit.(See datasheet). They are pin to pin. Pb and Halogen Free Pb and Halogen Free Refer to Table 1 Refer to Table 1 Difference Omit.(See datasheet) Omit.(See datasheet) Capacity 64Kb 64Kb Package 28pin 330mil SOP 28pin 330 mil SOP Truth Table Omit.(See datasheet) Omit.(See datasheet) same Supply Time AS6C6264 will replace AS6C6264A

Table 1 AS6C6264 & AS6C6264A AC ELECTRICAL CHARACTERISTICS comparison READ CYCLE AS6C6264 AS6C6264A Read Cycle Time trc 55-70 - ns Address Access Time taa - 55-70 ns Chip Enable Access Time tace - 55-70 ns Output Enable Access Time toe 30-40 ns Chip Enable to Output in Low-Z tclz* 10 - ns Output Enable to Output in Low-Z tolz* 5-5 10 ns Chip Disable to Output in High-Z tchz* - 20 0 25 ns Output Disable to Output in High-Z tohz* 20-30 ns Output Hold from Address Change toh 10-5 - ns WRITE CYCLE AS6C6264 AS6C6264A Write Cycle Time twc 55-70 - ns Address Valid to End of Write taw 50-70 - ns Chip Enable to End of Write tcw 50-65 - ns Address Set-up Time tas 0-0 - ns Write Pulse Width twp 45-50 - ns Write Recovery Time twr 0-0 - ns Data to Write Time Overlap tdw 25-35 - ns Data Hold from End of Write Time tdh 0-0 - ns Output Active from End of Write tow* 5 - ns Write to Output in High-Z twhz* - 20 0 30 ns

Comparison between AS6C6264-55XXN and U6264BXXX07LLG1 64Kb LP-SRAM Part Number&result AS6C6264-55PCN U6264BDC07LLG1 AS6C6264-55PIN U6264BDK07LLG1 AS6C6264-55SCN U6264BS2C07LLG1 Comparison Result AS6C6264-55SCNTR U6264BS2C07LLG1TR AS6C6264-55SIN U6264BS2K07LLG1 AS6C6264-55SINTR U6264BS2K07LLG1TR Wafer Process Power Supply 2.7V~5.5V 4.5V ~ 5.5V Difference Typical Power Dissipation of Normal Operation Operating Temperature Max Operating Speed (Input/Output) Capacitance Definition Material s Diagram & Command Speed:55ns Icc=45mA(Max.) peed:70ns Icc=55 ma (Max.) Icc1=10mA(Max.) Icc1=3mA(Max.) Standby Power μa Standby Power μa Difference ISB1= 50μA(Max.), C Temp ISB1= 80μA(Max.), I Temp ISB1= 2μA(Max.),C Temp ISB1= 5μA(Max.), I Temp Industrial:-40 to +85 Industrial:-40 to +85 Commercial:0 to +70 Commercial:0 to +70 55ns 70ns Input Capacitance CIN: <6pF. Input Capacitance CIN: <8pF. Input/Output Capacitance Output Capacitance CO: Difference CI/O: <8pF. <10pF. Omit.(See datasheet) Omit.(See datasheet). They are pin to pin. Pb and Halogen Free Pb and Halogen Free Refer to Table 1 Refer to Table 1 Difference Omit.(See datasheet) Omit.(See datasheet) Capacity 64Kb 64Kb Package 28pin 330mil SOP 28pin 330 mil SOP Truth Table Omit.(See datasheet) Omit.(See datasheet) same Supply Time AS6C6264 will replace U6264B

Table 1 AS6C6264 & U6264B AC ELECTRICAL CHARACTERISTICS comparison READ CYCLE AS6C6264 U6264B Read Cycle Time trc 55-70 - ns Address Access Time taa - 55-70 ns Chip Enable Access Time tace - 55-70 ns Output Enable Access Time toe 30-40 ns Chip Enable to Output in Low-Z tclz* 10 - ns Output Enable to Output in Low-Z tolz* 5-5 10 ns Chip Disable to Output in High-Z tchz* - 20 0 25 ns Output Disable to Output in High-Z tohz* 20-30 ns Output Hold from Address Change toh 10-5 - ns WRITE CYCLE AS6C6264 U6264B Write Cycle Time twc 55-70 - ns Address Valid to End of Write taw 50-70 - ns Chip Enable to End of Write tcw 50-65 - ns Address Set-up Time tas 0-0 - ns Write Pulse Width twp 45-50 - ns Write Recovery Time twr 0-0 - ns Data to Write Time Overlap tdw 25-35 - ns Data Hold from End of Write Time tdh 0-0 - ns Output Active from End of Write tow* 5 - ns Write to Output in High-Z twhz* - 20 0 30 ns