Organizacija računalnikov (OR) UNI-RI, 3.l. RS Vaje. doc.dr. Mira Trebar

Similar documents
Tehnike programiranja PREDAVANJE 9 Uvod v binarni svet in računalništvo

Računalnik INFORMATIKA 1. LETNIK ŽILBERT TIVADAR

Spartan -3A / Spartan -3AN Out of the box, now what? Eric Crabill Xilinx, Incorporated 04/01/2007

Sistemske zahteve za SAOP

Prirejanje in preverjanje tipov

INFORMATIKA IN RAČUNALNIŠTVO

UPORABA IKT V NARAVOSLOVJU IN TEHNIKI

Državni izpitni center SPOMLADANSKI IZPITNI ROK *M * NAVODILA ZA OCENJEVANJE. Četrtek, 2. junij 2016 SPLOŠNA MATURA

TI C2000: Družina za vgrajene (embedded) aplikacije

Laboratory Single-Cycle MIPS CPU Design (3): 16-bits version One clock cycle per instruction

UCT Software-Defined Radio Research Group

COMP 303 MIPS Processor Design Project 3: Simple Execution Loop

Prometno načrtovanje xdsl

XDS560V2 Installation Guide

Lab 6: Intro to FPGAs

Lab - Install Windows 7 or Vista

Full Linux on FPGA. Sven Gregori

Lab Install Windows 8

Intelop. *As new IP blocks become available, please contact the factory for the latest updated info.

Revision: February 19, E Main Suite D Pullman, WA (509) Voice and Fax. Switching Power Supplies 3V3 1V2 2V5 1V8

Intelovi 64-bitni procesorji. Intel 64-bit processors. Veselko Guštin. 2 Načini delovanja. 1 Uvod

SMT166-FMC User Guide

Tutorial: ISE 12.2 and the Spartan3e Board v August 2010

Načrtovanje integriranih vezij in digitalnih elektronskih sistemov

bits 5..0 the sub-function of opcode 0, 32 for the add instruction

CS 3410 Computer System Organization and Programming

HP Products Catalogue

CS 3410 Computer System Organization and Programming

Nexys 2/3 board tutorial (Decoder, ISE 13.2) Jim Duckworth, August 2011, WPI. (updated March 2012 to include Nexys2 board)

Uporaba logičnih vezij. Mikroprocesorji Mikroračunalniki Mikrokontrolerji Namenska vezja DSP PLC

Basic Components of Digital Computer

Naslavljanje v IP. Miran Meža

Arria V GX Transceiver Starter Kit

Telekomunikacijska infrastruktura

Low Power System Design

ProgrammingFPGAs. Dr. Vlassis Petousis. How to program FPGAs without VHDL knowledge. Ruđer Bošković Institut(RBI)

MicroBlaze Tutorial on EDK 10.1 using Sparatan III E Behavioural Simulation of MicroBlaze System

Introducing the Spartan-6 & Virtex-6 FPGA Embedded Kits

BCM91125F. Evaluation Board USER MANUAL

WS600/H1 BASIC SYSTEM

EyeCheck Smart Cameras

Control Instructions. Computer Organization Architectures for Embedded Computing. Thursday, 26 September Summary

Control Instructions

ENERGIJSKO UČINKOVIT RAČUNALNIK. grafična kartica na osnovni plošči, priključka VGA in 2x DP

TOE1G-IP Multisession Demo Instruction Rev May-17

PCM-4381 Intel Pentium M EPIC SBC with VGA/2 LVDS/ 2 Ethernet/ 4 COM/ 2 SATA/6 USB 2.0/ 16 bit GPIO

Embedded System Design

Chip Design with FPGA Design Tools

PB600/H1 BASIC SYSTEM

TLA700 Series Tektronix Logic Analyzer Declassification and Security Instructions

Linux device Drivers Block drivers. Jernej Vičič Linux device Drivers Block drivers

Module 3: Adding Custom IP to an Embedded System

USB3 Evaluation Unit

USB TO SERIAL CONVERTER

EN164: Design of Computing Systems Lecture 11: Processor / ISA 4

Brock Wilcox CS470 Homework Assignment 2

Embedded System Design

CS/EE Prerequsites. Hardware Infrastructure. Class Goal CS/EE Computer Design Lab. Computer Design Lab Fall 2010

CS/EE Computer Design Lab Fall 2010 CS/EE T Th 3:40pm-5:00pm Lectures in WEB 110, Labs in MEB 3133 (DSL) Instructor: Erik Brunvand

Avnet Zynq Mini Module Plus Embedded Design

Computer Architecture. Introduction. Lynn Choi Korea University

High-Level Synthesis with LabVIEW FPGA

CPE 335 Computer Organization. Basic MIPS Architecture Part I

Opal Kelly. XEM3005 User s Manual. A compact (64mm x 42mm) integration board featuring the Xilinx Spartan-3E FPGA and on-board SDRAM.

Multi Cycle Implementation Scheme for 8 bit Microprocessor by VHDL

Orifice Flow Meter

MYD-C437X-PRU Development Board

FT600/H1-TE BASIC SYSTEM

RFID TRAINING KIT HBE-RFID-REX

Center za eksperimentalno mehaniko

ECE260: Fundamentals of Computer Engineering

ECE232: Hardware Organization and Design

SMT943 APPLICATION NOTE 1 APPLICATION NOTE 1. Application Note - SMT372T and SMT943.doc SMT943 SUNDANCE MULTIPROCESSOR TECHNOLOGY LTD.

Arria V GX Video Development System

Xynergy It really makes the difference!

Pipelined MIPS processor with cache controller using VHDL implementation for educational purpose

IP PACKET QUEUING DISCIPLINES AS BASIC PART OF QOS ASSURANCE WITHIN THE NETWORK

1. Informacijski sistemi so večinoma povezani s telekomunikacijskimi sistemi v tako imenovane informacijsko komunikacijske sisteme,

MYC-C7Z010/20 CPU Module

User Manual for DVIP

CECS LAB 1 Introduction to Xilinx EDA Tools

E R S Š G L J U B L J A N A Š O L S K O L E T O

Adding Support for jal to Single Cycle Datapath (For More Practice Exercise 5.20)

CS/COE0447: Computer Organization

ECE 4305 Computer Architecture Lab #1

VHDLPrimeri Poglavlje5.doc

Computer Organization and Microprocessors SYLLABUS CHAPTER - 1 : BASIC STRUCTURE OF COMPUTERS CHAPTER - 3 : THE MEMORY SYSTEM

Laboratory Single-Cycle MIPS CPU Design (4): 16-bits version One clock cycle per instruction

Micetek International Inc. Professional Supplier for PowerPC Development Tools

8806 Series. 15 Multi-functional Touch Panel PC. Quick Reference Guide

cpci-sbc01 (EMB-CPU01) User s Manual

Lotus Quickr Najhitrejši način izmenjave poslovne vsebine

Advanced course on Embedded Systems design using FPGA

2) Using the same instruction set for the TinyProc2, convert the following hex values to assembly language: x0f

Connect Tech Inc. Александр Баковкин Инженер отдела сервисов SWD Software

RAČUNALNIŠTVO IN INFORMATIKA V LOGISTIKI GREGOR RAK

Compute Node Design for DAQ and Trigger Subsystem in Giessen. Justus Liebig University in Giessen

ECE232: Hardware Organization and Design

High performance ISA solution with new AMD Geode GX2 processor, on board DDR memory and SATA RAID turn key solution.

NetFPGA Hardware Architecture

Transcription:

Organizacija računalnikov (OR) UNI-RI, 3.l. RS Vaje doc.dr. Mira Trebar

2 Vaja 1 (11.10.2010) Vaje so obvezne (delo v laboratoriju + doma) S1: Logisim MIPS procesor eno-cikelna izvedba ( logisim ) MIPS procesor cevovodna izvedba ( logisim ) S2: VHDL (prof. Guštin) MIPS procesor VHDL izvedba Ocena: poročilo seminarja, zagovor seminarja, pisni del (zadnji teden vaj)

3 UVOD Arhitektura računalnikov (ponovitev) Procesorji (MIPS,...) Organizacija računalnikov Literatura: Patterson D.A., Hennessy J.L., Computer Organization and Design Načrtovanje procesorja

4 Računalniška arhitektura/organizacija Računalniška arhitektura lastnosti sistema, ki so vidne programerju. Nabor ukazov, Število bitov za ne tipe (števila, znaki) V/I mehanizmi Načini naslavljanja Računalniška organizacija operacijske enote in njihove povezave. Krmilni signali Vmesniki med računalnikom in V/I napravami Tehnologije pomnilnikov Primer: Operacija množenja v računalniku (RA -?, RO -?)

5 Računalnik Hierarhičen sistem množica med seboj povezanih podsistemov, vse do najnižjega nivoja, do elementarnega podsistema. Razvoj sistema: Funkcija delovanje vsake posamezne enote kot del strukture. Struktura način na katerega so enote med seboj povezane. Opis sistema: Začnemo na najnižjem nivoju in gradimo opis navzgor ( bottom-up pristop). Začnemo z vrha in delimo sistem v manjše enote ( top down pristop) najbolj pregleden in učinkovit pristop.

6 Računalnik - funkcija Premik Krmilni mehanizem Shranjev. Procesir..

7 Računalnik - funkcija a) Prenosna naprava Premik Krmilni mehanizem Shranjev. Procesir.

8 Računalnik - funkcija a) Prenosna naprava b) Shranjevalna naprava Premik Krmilni mehanizem Shranjev. Procesir.

9 Računalnik - funkcija a) Prenosna naprava b) Shranjevalna naprava Premik Krmilni mehanizem c) Procesiranje v pomnilniku Shranjev. Procesir.

10 Računalnik - funkcija a) Prenosna naprava b) Shranjevalna naprava Premik Krmilni mehanizem c) Procesiranje v pomnilniku d) Procesiranje na poti med pomnilnikom in zunanjo napravo Shranjev. Procesir.

11 Računalnik - struktura Periferija Računalnik Shranjevanje Procesiranje Komunikacijske linije

12 Računalnik top-down opis Periferija Rač. Računalnik CPE Sistemske povezave Glavni pomnilnik V/I naprave

13 CPE centralno procesna enota CPE CPE Krmilna enota Notranje CPE povezave ALE Registri

14 Krmilna enota Krmilna enota Sekvenčna logika Krmilna log. Registri Dekoderji Krmilni pomnilnik

15 Pomnilnik Shranjevanje ukazov in Lokacija pomnilnika: Notranji (registri, medpomnilnik, gl.pomnilnik ) Zunanji (disk, CD-ROM, DVD, USB,...) Kapaciteta: število besed, širina besed Enota prenosa: beseda, blok Metoda dostopa: sekvenčni, direktni, naključni, asociativni Pomnilna hierarhija: Lokalni p. krmilni p. - predpomnilnik glavni p. zunanji p.

16 Primer: MIPS - program # Program start: lw $8, 0($24) lw $9, 1($24) lw $10, 2($24) lw $11, 3($24) add $12, $8, $9 sub $13, $12 $8 beq $13, $9, or and $14, $10, $11 sw $14, 4($24) j start or: or $15, $10, $11 sw $15, 4($24) j start # Registri: R24: 20 # Pomnilnik: naslov vrednost # 20: 15 # 21: 5 # 22: 26 # 23: 34 M.T

Logisim načrtovanje OR M in Trebar simulacija digitalnih vezij 17 Vir: http://sourceforge.net/projects/circuit/ Elementi serije 7400: 7400-series-rev1.circ Drugi elementi: cs316.jar, (edu.cornell.cs316.components) ALE.jar (OR) Primer 1: dostava_8b.circ Primer2: MIPS izvedba 32-bitnega večcikelnega procesorja: Mips_proc.gif, Mips_ale.gif, Mips_ke.gif M.T

18 VHDL izvedba - Spartan 3E Starter Board Xilinx XC3S500E FPGA St Microelectronics M25P16 16Mbit Serial Flash Intel TE28F128 (or JS28F128) 128Mbit StrataFlash Linear Technologies Power Supplies Texas Instruments TPS75003 Triple-Supply Power Management IC SMSC LAN83C185 Ethernet PHY Micron 256Mbit DDR SDRAM