NetFPGA Hardware Architecture
|
|
- Stewart Banks
- 6 years ago
- Views:
Transcription
1 NetFPGA Hardware Architecture Jeffrey Shafer Some slides adapted from Stanford NetFPGA tutorials
2 NetFPGA 2
3 NetFPGA Components Virtex-II Pro 5 FPGA 53,136 logic cells 4,176 Kbit block RAM 2 x PowerPC cores (not used) Gigabit Ethernet ports - 4 Memory SRAM 4.5MB (2 parallel banks - 18Mbit / 2.25 MByte) DDR2 DRAM 64 MBytes PCI Bus Interface 32 bits / 33 MHz / 166 Mbit/s bandwidth Spartan FPGA used as PCI controller Multi-gigabit I/O (2 SATA ports) Allows multiple NetFPGAs within a PC to be chained together More Details? Tech specs: Schematic: How does the NetFPGA board become a router? 3
4 Reference Designs NetFPGA design team has provided Reference NIC 4 port Ethernet NIC Reference Router 4 port IP router What factors influenced these designs? Simple architecture (for use in education) Fits on the FPGA and meets timing constraints These designs do not necessarily model a commercial NIC or router We ll talk about real devices later this semester We ll give you the NIC design, and you will turn it into a switch and IP router 4
5 Router Tasks (Per Packet) Receive packet on incoming port Read destination Where is packet going? Lookup destination in forwarding table Determine next hop address and outgoing port If not found, use ICMP to handle error Lookup link-layer address of next hop (e.g. Ethernet ) If not found, use ARP to resolve address Manipulate IP header Decrement TTL and update header checksum Manipulate link-layer header This is only a partial list of router tasks (Real routers, and your project, do more!) Modify link-layer source and destination address, update CRC Buffer packet in the output queue Transmit packet onto outgoing link 5
6 Generic Datapath Architecture Header Processing Data Hdr Data Hdr Lookup Dst IP Address Update Header Queue Packet IP Address Next Hop Forwarding Table Buffer Memory 6
7 NetFPGA IP Router Management & CLI Exception Processing Forwarding Table Routing Protocols Routing Table Switching Software Hardware Control Plane Linux user-level processes Datapath FPGA on PCI board 7
8 NetFPGA Block Diagram NetFPGA PCI Board Four Gigabit Ethernet Interfaces 1GE PHY 1GE PHY 1GE PHY 1GE PHY 1GE 1GE 1GE 1GE FIFO packet buffers Virtex-II Pro 5 FPGA Custom Router Router Pipeline Composed of: of: Verilog Verilog source source code code Xilinx Xilinx Cores Cores Spartan Spartan FPGA FPGA PCI PCI Interface Interface 18Mb SRAM 64MB DDR2 SDRAM 18Mb SRAM 3 Gb SATA Board to Board Interconnect Host Computer Linux OS - NetFPGA Kernel driver User-defined software networking applications 8
9 Router Pipeline Five stages Input Input Arbitration Routing Decision and packet modification Output Queuing Input Arbiter Output Port Lookup Output Packet-based module interface Output Queues Pluggable design 9
10 Inter-module Communication Data (64 bits) Ctrl (8 bits) wr rdy 1
11 Inter-module Communication Headers are appended to packet Ctrl Word (8 bits) x y x1 Data Word (64 bits) Module Hdr Last Module Hdr Start of Ethernet Header Start of IP Header Last word of packet Router control data such as packet length, input port, output port, Packet being routed (including its headers) Ctrl x = Packet Ctrl x1 = End of packet 11
12 Exploring the Pipeline Input Arbiter Output Port Lookup Output Queues 12
13 Rx Queue (port ) Eth Hdr: Dst = (), Ethertype = IP IP Hdr: IP Dst: , TTL: 64, Csum:x3ab4 Data 13
14 Rx Queue (port ) xff Pkt length, input port = Eth Hdr: Dst = (), Ethertype = IP IP Hdr: IP Dst: , TTL: 64, Csum:x3ab4 Data 14
15 Input Arbiter Pkt Pkt Pkt 15
16 Output Port Lookup 16
17 Output Port Lookup 1- Check input port consistent with Dst 2- Check TTL, checksum 3- Lookup next hop IP & output port (LPM) 4- Lookup next hop address (ARP) xff xff Pkt length, Input Pkt length, port =, Output input port = 4 EthHdr: EthHdr: Dst Dst = nexthop = Src Src = port = x, 4, Ethertype = IP IP Hdr: IP Dst: , TTL: 64, 63, Csum:x3ab4 Csum:x3ac2 Data 5- Update header with output port(s) 6- Modify Dst and Src addresses 7-Decrement TTL and update checksum 17
18 Output Queues OQ OQ4 OQ7 18
19 Tx Queue 19
20 Tx Queue x4 xff output port = 4 Pkt length, input port = EthHdr: Dst = nexthop Src = port 4, Ethertype = IP IP Hdr: IP Dst: , TTL: 64, 63, Csum:x3ab4 Csum:x3ac2 Data 2
21 Any Questions About Pipeline? Input Arbiter Output Port Lookup Output Queues 21
22 Course Projects You have to build the Output Port Lookup module shown in the preceding slides The initial version provided is a simple NIC Directly connects input port A to output port A No intelligence! You will build Output Port Lookup modules to accomplish Ethernet Hub Learning Ethernet Switch IP Router 22
23 What is Each Group Provided? Monitoring Software Control Software User Space Linux Kernel PCI VI VI VI VI NetFPGA Router Hardware GE GE GE GE 23
24 Per-Group Network Topology 24
25 Next Three Fridays (16 th, 23 rd, 3 th ) Meet in Lab (Abercrombie A123) Goals Learn about NetFPGA library and basic reference NIC design Write Verilog Turn the NIC into an Ethernet Hub Build hardware bitfile Simulate design Test design on real hardware 25
26 Assignment Before Friday s tutorial: Go to Tutorials page at Follow the link to Hardware Initial Setup (under the Hardware Tutorial section) Complete all tasks (5 minutes) Setting environment variables for tools 26
Motivation to Teach Network Hardware
NetFPGA: An Open Platform for Gigabit-rate Network Switching and Routing John W. Lockwood, Nick McKeown Greg Watson, Glen Gibb, Paul Hartke, Jad Naous, Ramanan Raghuraman, and Jianying Luo JWLockwd@stanford.edu
More informationNetFPGA Workshop Day 1
NetFPGA Workshop Day 1 Presented by: Jad Naous (Stanford University) Andrew W. Moore (Cambridge University) Hosted by: Manolis Katevenis at FORTH, Crete September 15-16, 2010 http://netfpga.org Crete Tutorial
More informationNetFPGA Update at GEC4
NetFPGA Update at GEC4 http://netfpga.org/ NSF GENI Engineering Conference 4 (GEC4) March 31, 2009 John W. Lockwood http://stanford.edu/~jwlockwd/ jwlockwd@stanford.edu NSF GEC4 1 March 2009 What is the
More informationLecture 16: Router Design
Lecture 16: Router Design CSE 123: Computer Networks Alex C. Snoeren Eample courtesy Mike Freedman Lecture 16 Overview End-to-end lookup and forwarding example Router internals Buffering Scheduling 2 Example:
More informationRiceNIC. A Reconfigurable Network Interface for Experimental Research and Education. Jeffrey Shafer Scott Rixner
RiceNIC A Reconfigurable Network Interface for Experimental Research and Education Jeffrey Shafer Scott Rixner Introduction Networking is critical to modern computer systems Role of the network interface
More informationNetFPGA : An Open-Source Hardware Platform for Network Research and Teaching. Nick McKeown, John W. Lockwood, Jad Naous, Glen Gibb
NetFPGA : An Open-Source Hardware Platform for Network Research and Teaching Nick McKeown, John W. Lockwood, Jad Naous, Glen Gibb S T A N F O R D U N I V E R S I T Y http://netfpga.org SIGMETRICS Tutorial
More informationExperience with the NetFPGA Program
Experience with the NetFPGA Program John W. Lockwood Algo-Logic Systems Algo-Logic.com With input from the Stanford University NetFPGA Group & Xilinx XUP Program Sunday, February 21, 2010 FPGA-2010 Pre-Conference
More informationRiceNIC. Prototyping Network Interfaces. Jeffrey Shafer Scott Rixner
RiceNIC Prototyping Network Interfaces Jeffrey Shafer Scott Rixner RiceNIC Overview Gigabit Ethernet Network Interface Card RiceNIC - Prototyping Network Interfaces 2 RiceNIC Overview Reconfigurable and
More informationDay 2: NetFPGA Cambridge Workshop Module Development and Testing
Day 2: NetFPGA Cambridge Workshop Module Development and Testing Presented by: Andrew W. Moore and David Miller (University of Cambridge) Martin Žádník (Brno University of Technology) Cambridge UK September
More informationScaling the NetFPGA switch using Aurora over SATA
Scaling the NetFPGA switch using Aurora over SATA Ajithkumar Thamarakuzhi, John A. Chandy Department of Electrical & Computer Engineering University of Connecticut, Storrs, CT USA {ajt06010, chandy}@engr.uconn.edu
More informationP51: High Performance Networking
P51: High Performance Networking Lecture 6: Programmable network devices Dr Noa Zilberman noa.zilberman@cl.cam.ac.uk Lent 2017/18 High Throughput Interfaces Performance Limitations So far we discussed
More informationCS344 - Build an Internet Router. Nick McKeown, Steve Ibanez (TF)
CS344 - Build an Internet Router Nick McKeown, Steve Ibanez (TF) Generic Packet Switch Data H Lookup Address Update Header Queue Packet Destination Address Egress link Forwarding Table Buffer Memory CS344,
More informationTopics for Today. Network Layer. Readings. Introduction Addressing Address Resolution. Sections 5.1,
Topics for Today Network Layer Introduction Addressing Address Resolution Readings Sections 5.1, 5.6.1-5.6.2 1 Network Layer: Introduction A network-wide concern! Transport layer Between two end hosts
More informationNetFPGA : Workshop in Cambridge
NetFPGA : Workshop in Cambridge Presented by: Andrew W. Moore and David Miller (University of Cambridge) Martin Žádník (Brno University of Technology) Cambridge, UK September 5-6, 28 http://netfpga.org
More informationINT 1011 TCP Offload Engine (Full Offload)
INT 1011 TCP Offload Engine (Full Offload) Product brief, features and benefits summary Provides lowest Latency and highest bandwidth. Highly customizable hardware IP block. Easily portable to ASIC flow,
More informationDE4 NetFPGA Reference Router User Guide
DE4 NetFPGA Reference Router User Guide Revision History Date Comment Author O8/11/2011 Initial draft Harikrishnan 08/15/2012 Revision 1 DMA APIs included Harikrishnan 08/23/2012 Revision 2 Directory Structure
More informationGetting started with Digilent NetFPGA SUME, a Xilinx Virtex 7 FPGA board for high performance computing and networking systems
Getting started with Digilent NetFPGA SUME, a Xilinx Virtex 7 FPGA board for high performance computing and networking systems Introduction The NetFPGA project is a group to develop open source hardware
More informationPacket Switch Architectures Part 2
Packet Switch Architectures Part Adopted from: Sigcomm 99 Tutorial, by Nick McKeown and Balaji Prabhakar, Stanford University Slides used with permission from authors. 999-000. All rights reserved by authors.
More informationLecture 16: Network Layer Overview, Internet Protocol
Lecture 16: Network Layer Overview, Internet Protocol COMP 332, Spring 2018 Victoria Manfredi Acknowledgements: materials adapted from Computer Networking: A Top Down Approach 7 th edition: 1996-2016,
More informationFreeBSD support for Stanford NetFPGA. Wojciech A. Koszek
FreeBSD support for Stanford NetFPGA Wojciech A. Koszek wkoszek@freebsd.org 2009.09.17 Work was done as a part of the internship at: Helsinki Institute of Information Technology Ericsson
More informationOverview. Implementing Gigabit Routers with NetFPGA. Basic Architectural Components of an IP Router. Per-packet processing in an IP Router
Overview Implementing Gigabit Routers with NetFPGA Prof. Sasu Tarkoma The NetFPGA is a low-cost platform for teaching networking hardware and router design, and a tool for networking researchers. The NetFPGA
More information6.9. Communicating to the Outside World: Cluster Networking
6.9 Communicating to the Outside World: Cluster Networking This online section describes the networking hardware and software used to connect the nodes of cluster together. As there are whole books and
More information100 GBE AND BEYOND. Diagram courtesy of the CFP MSA Brocade Communications Systems, Inc. v /11/21
100 GBE AND BEYOND 2011 Brocade Communications Systems, Inc. Diagram courtesy of the CFP MSA. v1.4 2011/11/21 Current State of the Industry 10 Electrical Fundamental 1 st generation technology constraints
More informationDESIGN AND IMPLEMENTATION OF MOBILITYFIRST ROUTER ON THE NETFPGA PLATFORM
DESIGN AND IMPLEMENTATION OF MOBILITYFIRST ROUTER ON THE NETFPGA PLATFORM BY NISWARTH MUDALIAR A thesis submitted to the Graduate School New Brunswick Rutgers, The State University of New Jersey in partial
More informationECPE / COMP 177 Fall Some slides from Kurose and Ross, Computer Networking, 5 th Edition
ECPE / COMP 177 Fall 2016 Some slides from Kurose and Ross, Computer Networking, 5 th Edition Course Organization Top-Down! Starting with Applications / App programming Then Transport Layer (TCP/UDP) Then
More informationThe Network Layer and Routers
The Network Layer and Routers Daniel Zappala CS 460 Computer Networking Brigham Young University 2/18 Network Layer deliver packets from sending host to receiving host must be on every host, router in
More informationCSE 123A Computer Networks
CSE 123A Computer Networks Winter 2005 Lecture 8: IP Router Design Many portions courtesy Nick McKeown Overview Router basics Interconnection architecture Input Queuing Output Queuing Virtual output Queuing
More informationA 10GE Monitoring System. Ariën Vijn
A 10GE Monitoring System Ariën Vijn arien@ams-ix.net Agenda - Introduction The role of an internet exchange (IX). - The problem to be solved. Real life examples - The chosen solution for that problem *
More informationPowerPC on NetFPGA CSE 237B. Erik Rubow
PowerPC on NetFPGA CSE 237B Erik Rubow NetFPGA PCI card + FPGA + 4 GbE ports FPGA (Virtex II Pro) has 2 PowerPC hard cores Untapped resource within NetFPGA community Goals Evaluate performance of on chip
More informationNetFPGA Tutorial Tsinghua University Day 2
NetFPGA Tutorial Tsinghua University Day 2 Presented by: James Hongyi Zeng (Stanford University) Joshua Lu (Xilinx China) Beijing, China May 15-16, 2010 http://netfpga.org NetFPGA Tsinghua Tutorial May
More information5051 & 5052 PCIe Card Overview
5051 & 5052 PCIe Card Overview About New Wave New Wave DV provides high performance network interface cards, system level products, FPGA IP cores, and custom engineering for: High-bandwidth low-latency
More informationDecision Forest: A Scalable Architecture for Flexible Flow Matching on FPGA
Decision Forest: A Scalable Architecture for Flexible Flow Matching on FPGA Weirong Jiang, Viktor K. Prasanna University of Southern California Norio Yamagaki NEC Corporation September 1, 2010 Outline
More informationUsers Guide: Fast IP Lookup (FIPL) in the FPX
Users Guide: Fast IP Lookup (FIPL) in the FPX Gigabit Kits Workshop /22 FIPL System Design Each FIPL Engine performs a longest matching prefix lookup on a single 32-bit IPv4 destination address FIPL Engine
More informationCS 552 Computer Networks
CS 55 Computer Networks IP forwarding Fall 00 Rich Martin (Slides from D. Culler and N. McKeown) Position Paper Goals: Practice writing to convince others Research an interesting topic related to networking.
More informationLecture 20: Link Layer
Lecture 20: Link Layer COMP 332, Spring 2018 Victoria Manfredi Acknowledgements: materials adapted from Computer Networking: A Top Down Approach 7 th edition: 1996-2016, J.F Kurose and K.W. Ross, All Rights
More informationField Programmable Gate Array (FPGA) Devices
Field Programmable Gate Array (FPGA) Devices 1 Contents Altera FPGAs and CPLDs CPLDs FPGAs with embedded processors ACEX FPGAs Cyclone I,II FPGAs APEX FPGAs Stratix FPGAs Stratix II,III FPGAs Xilinx FPGAs
More informationFPGAs and Networking
FPGAs and Networking Marc Kelly & Richard Hughes-Jones University of Manchester 12th July 27 1 Overview of Work Looking into the usage of FPGA's to directly connect to Ethernet for DAQ readout purposes.
More informationOpen Network Laboratory
Open Network Laboratory Raj Jain Raj Jain Washington University in Saint Louis Saint Louis, MO 63130 Jain@wustl.edu Audio/Video recordings of this lecture are available on-line at: http://www.cse.wustl.edu/~jain/cse473-11/
More informationDesign principles in parser design
Design principles in parser design Glen Gibb Dept. of Electrical Engineering Advisor: Prof. Nick McKeown Header parsing? 2 Header parsing? Identify headers & extract fields A???? B???? C?? Field Field
More informationAvnet, Xilinx ATCA PICMG Design Kit Hardware Manual
user s guide Avnet, Xilinx ATCA PICMG Design Kit Hardware Manual Avnet Design Services 1 of 18 Rev 1.0 12/15/2004 Table of Contents 1 Overview... 5 2 Jumpers... 6 3 Personality Module Mechanicals... 8
More informationSIMPLE ROUTER PROJECT 2
SIMPLE ROUTER PROJECT 2 RECAP We re writing a router in C We re working with a virtual network topology (VNS) The router will route real IP packets from standard clients like ping and traceroute It s due
More informationMulti-gigabit Switching and Routing
Multi-gigabit Switching and Routing Gignet 97 Europe: June 12, 1997. Nick McKeown Assistant Professor of Electrical Engineering and Computer Science nickm@ee.stanford.edu http://ee.stanford.edu/~nickm
More informationNetwork Processors and their memory
Network Processors and their memory Network Processor Workshop, Madrid 2004 Nick McKeown Departments of Electrical Engineering and Computer Science, Stanford University nickm@stanford.edu http://www.stanford.edu/~nickm
More informationProfessor Yashar Ganjali Department of Computer Science University of Toronto.
Professor Yashar Ganjali Department of Computer Science University of Toronto yganjali@cs.toronto.edu http://www.cs.toronto.edu/~yganjali Today Outline What this course is about Logistics Course structure,
More informationINT-1010 TCP Offload Engine
INT-1010 TCP Offload Engine Product brief, features and benefits summary Highly customizable hardware IP block. Easily portable to ASIC flow, Xilinx or Altera FPGAs INT-1010 is highly flexible that is
More informationChapter 4: network layer. Network service model. Two key network-layer functions. Network layer. Input port functions. Router architecture overview
Chapter 4: chapter goals: understand principles behind services service models forwarding versus routing how a router works generalized forwarding instantiation, implementation in the Internet 4- Network
More informationIntelop. *As new IP blocks become available, please contact the factory for the latest updated info.
A FPGA based development platform as part of an EDK is available to target intelop provided IPs or other standard IPs. The platform with Virtex-4 FX12 Evaluation Kit provides a complete hardware environment
More informationRouting architecture and forwarding
DD2490 p4 2011 Routing architecture and forwarding & Intro to Homework 4 Olof Hagsand KTH /CSC 1 Connecting devices Connecting devices Networking devices Internetworking devices Hub/ Hub/ Repeater Bridge/
More information1-1. Switching Networks (Fall 2010) EE 586 Communication and. October 25, Lecture 24
EE 586 Communication and Switching Networks (Fall 2010) Lecture 24 October 25, 2010 1-1 Announcements Midterm 1: Mean = 92.2 Stdev = 8 Still grading your programs (sorry about the delay) Network Layer
More informationINT G bit TCP Offload Engine SOC
INT 10011 10 G bit TCP Offload Engine SOC Product brief, features and benefits summary: Highly customizable hardware IP block. Easily portable to ASIC flow, Xilinx/Altera FPGAs or Structured ASIC flow.
More informationWeb page: TAs: Hot-spare TAs: Dr Andrew W. Moore Chris Smowton (Software)
Some logistics uilding an Internet Router (P33) Web page: http://www.cl.cam.ac.uk/teaching/0910/p33/ TAs: Handout 1: What s a router? lass project and logistics avid Miller (Hardware) david.miller@cl.cam.ac.uk
More informationcs144 Midterm Review Fall 2010
cs144 Midterm Review Fall 2010 Administrivia Lab 3 in flight. Due: Thursday, Oct 28 Midterm is this Thursday, Oct 21 (during class) Remember Grading Policy: - Exam grade = max (final, (final + midterm)/2)
More informationDESIGN AND IMPLEMENTATION OF AN AVIONICS FULL DUPLEX ETHERNET (A664) DATA ACQUISITION SYSTEM
DESIGN AND IMPLEMENTATION OF AN AVIONICS FULL DUPLEX ETHERNET (A664) DATA ACQUISITION SYSTEM Alberto Perez, Technical Manager, Test & Integration John Hildin, Director of Network s John Roach, Vice President
More informationNetFPGA Tutorial. Junho Suh Monday, May 13, 13
NetFPGA Tutorial Junho Suh (jhsuh@mmlab.snu.ac.kr) Content NetFPGA Basic IP Router A Basic IP Router on NetFPGA Exercises Prerequisites Logic Design (4190.201) Computer Network (4190.411) Computer language
More informationAlternative Ideas for the CALICE Back-End System
Alternative Ideas for the CALICE Back-End System Matthew Warren and Gordon Crone University College London 5 February 2002 5 Feb 2002 Alternative Ideas for the CALICE Backend System 1 Concept Based on
More informationLast Lecture: Network Layer
Last Lecture: Network Layer 1. Design goals and issues 2. Basic Routing Algorithms & Protocols 3. Addressing, Fragmentation and reassembly 4. Internet Routing Protocols and Inter-networking 5. Router design
More informationCompute Node Design for DAQ and Trigger Subsystem in Giessen. Justus Liebig University in Giessen
Compute Node Design for DAQ and Trigger Subsystem in Giessen Justus Liebig University in Giessen Outline Design goals Current work in Giessen Hardware Software Future work Justus Liebig University in Giessen,
More informationA Next Generation Home Access Point and Router
A Next Generation Home Access Point and Router Product Marketing Manager Network Communication Technology and Application of the New Generation Points of Discussion Why Do We Need a Next Gen Home Router?
More informationA distributed architecture of IP routers
A distributed architecture of IP routers Tasho Shukerski, Vladimir Lazarov, Ivan Kanev Abstract: The paper discusses the problems relevant to the design of IP (Internet Protocol) routers or Layer3 switches
More informationProduct Overview. Programmable Network Cards Network Appliances FPGA IP Cores
2018 Product Overview Programmable Network Cards Network Appliances FPGA IP Cores PCI Express Cards PMC/XMC Cards The V1151/V1152 The V5051/V5052 High Density XMC Network Solutions Powerful PCIe Network
More informationLS Example 5 3 C 5 A 1 D
Lecture 10 LS Example 5 2 B 3 C 5 1 A 1 D 2 3 1 1 E 2 F G Itrn M B Path C Path D Path E Path F Path G Path 1 {A} 2 A-B 5 A-C 1 A-D Inf. Inf. 1 A-G 2 {A,D} 2 A-B 4 A-D-C 1 A-D 2 A-D-E Inf. 1 A-G 3 {A,D,G}
More informationLecture 17: Router Design
Lecture 17: Router Design CSE 123: Computer Networks Alex C. Snoeren Eample courtesy Mike Freedman Lecture 17 Overview Finish up BGP relationships Router internals Buffering Scheduling 2 Peer-to-Peer Relationship
More informationLecture 2: Basic routing, ARP, and basic IP
Internetworking Lecture 2: Basic routing, ARP, and basic IP Literature: Forouzan, TCP/IP Protocol Suite: Ch 6-8 Basic Routing Delivery, Forwarding, and Routing of IP packets Connection-oriented vs Connectionless
More informationBroadcom BCM5600 StrataSwitch
Broadcom BCM5600 StrataSwitch A Highly Integrated Ethernet Switch On A Chip Andrew Essen and James Mannos Broadcom Corporation Outline Introduction Networking Basics Description of BCM5600 Design Process
More informationLecture 18: Communication Models and Architectures: Interconnection Networks
Design & Co-design of Embedded Systems Lecture 18: Communication Models and Architectures: Interconnection Networks Sharif University of Technology Computer Engineering g Dept. Winter-Spring 2008 Mehdi
More informationCSE398: Network Systems Design
CSE398: Network Systems Design Instructor: Dr. Liang Cheng Department of Computer Science and Engineering P.C. Rossin College of Engineering & Applied Science Lehigh University April 04, 2005 Outline Recap
More informationAxon: A Low-latency Device Implementing Source-routed Ethernet
Axon: A Low-latency Device Implementing Source-routed Ethernet Abstract This paper introduces the Axon, an Ethernet-compatible device for creating large-scale, local-area networks. Specifically, an Axon
More informationSchematic. A: Overview of the Integrated Detector Readout Electronics and DAQ-System. optical Gbit link. 1GB DDR Ram.
A: Overview of the Integrated Detector Readout Electronics and DAQ-System N s CASCADE Detector Frontend (X0) (X) (Y0) (Y) optional: CIPix- Board (T) Optical Gigabit Link CDR.0 FPGA based readout board
More informationProtoFlex: FPGA Accelerated Full System MP Simulation
ProtoFlex: FPGA Accelerated Full System MP Simulation Eric S. Chung, Eriko Nurvitadhi, James C. Hoe, Babak Falsafi, Ken Mai Computer Architecture Lab at Our work in this area has been supported in part
More informationBuffered Distributor Proposal. Gigabit. (a.k.a. Full Duplex Repeater) (a.k.a. Buffered Repeater) Packet Engines. Bernard Daines
Gigabit Buffered Distributor Proposal (a.k.a. Full Duplex Repeater) (a.k.a. Buffered Repeater) Bernard Daines Packet Engines (59) 922-919 FAX (59) 922-9185 bernardd@packetengines.com Mailing Address Shipping
More informationAxon: A Flexible Substrate for Source-routed Ethernet
Axon: A Flexible Substrate for Source-routed Ethernet Jeffrey Shafer University of the Pacific Stockton, CA jshafer@pacific.edu Brent Stephens, Michael Foss, Scott Rixner, Alan L. Cox Rice University Houston,
More informationT NetFPGA prototype of zfilter forwarding. Petri Jokela ericsson research, Nomadiclab
T-110.5110 NetFPGA prototype of zfilter forwarding Petri Jokela ericsson research, Nomadiclab 23.11.2009 CONTENT Information centric networking Reasoning, background Forwarding with In-packet Bloom Filters
More informationOutline. Circuit Switching. Circuit Switching : Introduction to Telecommunication Networks Lectures 13: Virtual Things
8-5: Introduction to Telecommunication Networks Lectures : Virtual Things Peter Steenkiste Spring 05 www.cs.cmu.edu/~prs/nets-ece Outline Circuit switching refresher Virtual Circuits - general Why virtual
More informationImproving DPDK Performance
Improving DPDK Performance Data Plane Development Kit (DPDK) was pioneered by Intel as a way to boost the speed of packet API with standard hardware. DPDK-enabled applications typically show four or more
More informationPARALLEL ALGORITHMS FOR IP SWITCHERS/ROUTERS
THE UNIVERSITY OF NAIROBI DEPARTMENT OF ELECTRICAL AND INFORMATION ENGINEERING FINAL YEAR PROJECT. PROJECT NO. 60 PARALLEL ALGORITHMS FOR IP SWITCHERS/ROUTERS OMARI JAPHETH N. F17/2157/2004 SUPERVISOR:
More informationMotivation CPUs can not keep pace with network
Deferred Segmentation For Wire-Speed Transmission of Large TCP Frames over Standard GbE Networks Bilic Hrvoye (Billy) Igor Chirashnya Yitzhak Birk Zorik Machulsky Technion - Israel Institute of technology
More informationExercise 1 INTERNET. x.x.x.254. net /24. net /24. x.x.x.33. x.x.x.254. x.x.x.52. x.x.x.254. x.x.x.254. x.x.x.
Exercise 1 Given the IP network below: Assign feasible IP addresses to the interfaces and write down a feasible routing table for routers A and B guaranteeing full connectivity x.x.x.33 x.x.x.254 net 131.175.16.0/24
More informationCisco IOS Switching Paths Overview
This chapter describes switching paths that can be configured on Cisco IOS devices. It contains the following sections: Basic Router Platform Architecture and Processes Basic Switching Paths Features That
More informationCS 356: Computer Network Architectures. Lecture 10: IP Fragmentation, ARP, and ICMP. Xiaowei Yang
CS 356: Computer Network Architectures Lecture 10: IP Fragmentation, ARP, and ICMP Xiaowei Yang xwy@cs.duke.edu Overview Homework 2-dimension parity IP fragmentation ARP ICMP Fragmentation and Reassembly
More informationIntroduction to Routers and LAN Switches
Introduction to Routers and LAN Switches Session 3048_05_2001_c1 2001, Cisco Systems, Inc. All rights reserved. 3 Prerequisites OSI Model Networking Fundamentals 3048_05_2001_c1 2001, Cisco Systems, Inc.
More informationCisco Series Internet Router Architecture: Packet Switching
Cisco 12000 Series Internet Router Architecture: Packet Switching Document ID: 47320 Contents Introduction Prerequisites Requirements Components Used Conventions Background Information Packet Switching:
More information10G bit UDP Offload Engine (UOE) MAC+ PCIe SOC IP
Intilop Corporation 4800 Great America Pkwy Ste-231 Santa Clara, CA 95054 Ph: 408-496-0333 Fax:408-496-0444 www.intilop.com 10G bit UDP Offload Engine (UOE) MAC+ PCIe INT 15012 (Ultra-Low Latency SXUOE+MAC+PCIe+Host_I/F)
More informationCS 43: Computer Networks Switches and LANs. Kevin Webb Swarthmore College December 5, 2017
CS 43: Computer Networks Switches and LANs Kevin Webb Swarthmore College December 5, 2017 Ethernet Metcalfe s Ethernet sketch Dominant wired LAN technology: cheap $20 for NIC first widely used LAN technology
More informationData Center Quantized Congestion Notification (QCN): Implementation and Evaluation on NetFPGA
Data Center Quantized Congestion Notification (QCN): Implementation and Evaluation on NetFPGA Abdul Kabbani Department of Electrical Engineering Stanford University Stanford, CA, 9435, USA akabbani@stanford.edu
More informationVXS-610 Dual FPGA and PowerPC VXS Multiprocessor
VXS-610 Dual FPGA and PowerPC VXS Multiprocessor Two Xilinx Virtex -5 FPGAs for high performance processing On-board PowerPC CPU for standalone operation, communications management and user applications
More informationVXS-621 FPGA & PowerPC VXS Multiprocessor
VXS-621 FPGA & PowerPC VXS Multiprocessor Xilinx Virtex -5 FPGA for high performance processing On-board PowerPC CPU for standalone operation, communications management and user applications Two PMC/XMC
More informationA 400Gbps Multi-Core Network Processor
A 400Gbps Multi-Core Network Processor James Markevitch, Srinivasa Malladi Cisco Systems August 22, 2017 Legal THE INFORMATION HEREIN IS PROVIDED ON AN AS IS BASIS, WITHOUT ANY WARRANTIES OR REPRESENTATIONS,
More informationSwitching & ARP Week 3
Switching & ARP Week 3 Module : Computer Networks Lecturer: Lucy White lbwhite@wit.ie Office : 324 Many Slides courtesy of Tony Chen 1 Ethernet Using Switches In the last few years, switches have quickly
More informationAccelerating System Designs Requiring High-Bandwidth Connectivity with Targeted Reference Designs
White Paper: Spartan-6 and Virtex-6 FPGAs WP359 (v1.0) December 8, 2009 Accelerating System Designs Requiring High-Bandwidth Connectivity with Targeted Reference Designs By: Navneet Rao FPGAs that provide
More informationCommunication Networks ( ) / Fall 2013 The Blavatnik School of Computer Science, Tel-Aviv University. Allon Wagner
Communication Networks (0368-3030) / Fall 2013 The Blavatnik School of Computer Science, Tel-Aviv University Allon Wagner Kurose & Ross, Chapter 4 (5 th ed.) Many slides adapted from: J. Kurose & K. Ross
More informationELEC / COMP 177 Fall Some slides from Kurose and Ross, Computer Networking, 5 th Edition
ELEC / COMP 177 Fall 2011 Some slides from Kurose and Ross, Computer Networking, 5 th Edition One of the core protocols in the Internet Primarily used to communicate errors among routers and hosts IP datagram
More informationChapter 4 Network Layer: The Data Plane
Chapter 4 Network Layer: The Data Plane Chapter 4: outline 4.1 Overview of Network layer data plane control plane 4.2 What s inside a router 4.3 IP: Internet Protocol datagram format fragmentation IPv4
More informationUnderstanding Cisco Express Forwarding
Understanding Cisco Express Forwarding Document ID: 47321 Contents Introduction Prerequisites Requirements Components Used Conventions Overview CEF Operations Updating the GRP's Routing Tables Packet Forwarding
More informationCS/EE 3710 Computer Architecture Lab Checkpoint #2 Datapath Infrastructure
CS/EE 3710 Computer Architecture Lab Checkpoint #2 Datapath Infrastructure Overview In order to complete the datapath for your insert-name-here machine, the register file and ALU that you designed in checkpoint
More informationPhysical and Link Layers. CS144 Review Session 6 November 6 th, 2008 Roger Liao Based on slides by Ben Nham
Physical and Link Layers CS144 Review Session 6 November 6 th, 2008 Roger Liao Based on slides by Ben Nham Outline Physical layer Encoding of signals Chips vs. bits Link layer Communication through shared
More informationChapter 4: Network Layer
Chapter 4: Introduction (forwarding and routing) Review of queueing theory Routing algorithms Link state, Distance Vector Router design and operation IP: Internet Protocol IPv4 (datagram format, addressing,
More informationSample Routers and Switches. High Capacity Router Cisco CRS-1 up to 46 Tb/s thruput. Routers in a Network. Router Design
outer Design outers in a Network Overview of Generic outer Architecture Input-d Switches (outers) IP Look-up Algorithms Packet Classification Algorithms Sample outers and Switches Cisco 46 outer up to
More informationBarcelona: a Fibre Channel Switch SoC for Enterprise SANs Nital P. Patwa Hardware Engineering Manager/Technical Leader
Barcelona: a Fibre Channel Switch SoC for Enterprise SANs Nital P. Patwa Hardware Engineering Manager/Technical Leader 1 Agenda Introduction to Fibre Channel Switching in Enterprise SANs Barcelona Switch-On-a-Chip
More informationNetwork Layer: Router Architecture, IP Addressing
Network Layer: Router Architecture, IP Addressing UG3 Computer Communications & Networks (COMN) Mahesh Marina mahesh@ed.ac.uk Slides thanks to Myungjin Lee and copyright of Kurose and Ross Router Architecture
More informationCOMP211 Chapter 4 Network Layer: The Data Plane
COMP211 Chapter 4 Network Layer: The Data Plane All material copyright 1996-2016 J.F Kurose and K.W. Ross, All Rights Reserved Computer Networking: A Top Down Approach 7 th edition Jim Kurose, Keith Ross
More information