Galaxy Custom Designer SE The New Choice in Custom Schematic Editing and Simulation Environment

Similar documents
Galaxy Custom Designer LE Custom Layout Editing

Custom WaveView ADV Complete Transistor-Level Analysis and Debugging Environment

Virtuoso Layout Suite XL

Laker 3 Custom Design Tools

VCS AMS. Mixed-Signal Verification Solution. Overview. testing with transistor-level accuracy. Introduction. Performance. Multicore Technology

DATASHEET VIRTUOSO LAYOUT SUITE GXL

High Quality, Low Cost Test

Tanner Analog Front End Flow. Student Workbook

Vivado Design Suite User Guide

DATASHEET VIRTUOSO LAYOUT SUITE FAMILY

Virtuoso Custom Design Platform GXL. Open Database. PDKs. Constraint Management. Customer IP

Getting started. Starting Capture. To start Capture. This chapter describes how to start OrCAD Capture.

Design Compiler Graphical Create a Better Starting Point for Faster Physical Implementation

Vivado Design Suite User Guide

Visual Design Flows for Faster Debug and Time to Market FlowTracer White Paper

Guardian NET Layout Netlist Extractor

SILVACO. An Intuitive Front-End to Effective and Efficient Schematic Capture Design INSIDE. Introduction. Concepts of Scholar Schematic Capture

Custom Design Formal Equivalence Checking Based on Symbolic Simulation. Overview. Verification Scope. Create Verilog model. Behavioral Verilog

Expert Layout Editor. Technical Description

Harmony-AMS Analog/Mixed-Signal Simulator

Comprehensive Place-and-Route Platform Olympus-SoC

Revision Notes: July2004 Generate tutorial for single transistor analysis. Based on existing schematic entry tutorial developed for ECE410

QTP interview questions

Laker Custom Layout Automation System

Extending Digital Verification Techniques for Mixed-Signal SoCs with VCS AMS September 2014

System Debugging Tools Overview

What s New in PADS

2 Creating Xnets and Differential Pairs by Assigning Signal Models

Allegro Design Authoring

StarRC Parasitic Extraction

Schematic/Design Creation

TUTORIAL 1. V1.1 Update on Sept 17, 2003 ECE 755. Part 1: Design Architect IC

Tutorial 3: Using the Waveform Viewer Introduces the basics of using the waveform viewer. Read Tutorial SIMPLIS Tutorials SIMPLIS provide a range of t

ALLEGRO DESIGN ENTRY HDL 610

Ansys Designer RF Training Lecture 2: Introduction to the Designer GUI

Silk Test Workbench Getting Started with Visual Tests

ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS)

PDK-Based Analog/Mixed-Signal/RF Design Flow 11/17/05

Business Insight Authoring

Synopsys FPGA Design Microsemi Edition Release Notes

Virtuoso Characterization

Introduction to the Visual Studio.NET Integrated Development Environment IDE. CSC 211 Intermediate Programming

Improve Reliability With Accurate Voltage-Aware DRC. Matthew Hogan, Mentor Graphics

Cadence IC Design Manual

PVS Interactive Short Locator: Establishing Efficiency and Predictability in the LVS Short Debug Process for Advanced SoC Design

FACULTY OF ENGINEERING MULTIMEDIA UNIVERSITY LAB SHEET DIGITAL INTEGRATED CIRCUIT

OpenAccess based architecture for Neolinear s Rapid Analog Design Flow

S Exercise 1C Testing the Ring Oscillator

1 Preface About this Manual Intended Audience Revision History Document Conventions Version...

SQL Server. Management Studio. Chapter 3. In This Chapter. Management Studio. c Introduction to SQL Server

Allegro Sigrity SI Streamlining the creation of high-speed interconnect on digital PCBs and IC packages

Amplifier Simulation Tutorial. Design Kit: Cadence 0.18μm CMOS PDK (gpdk180) (Cadence Version 6.1.5)

Synplify Pro for Microsemi Edition Release Notes Version L M-G5, November 2016

Features and Benefits

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Andrew Mason and the AMSaC lab group.

Published on Online Documentation for Altium Products (

News in RSA-RTE 10.1 updated for sprint Mattias Mohlin, January 2018

ALLEGRO DESIGN ENTRY HDL 610

Lesson 2: DC Bias Point Analysis

SPISim1. SPISim Modeling Suite. IBIS, IBIS-AMI model generation and general modeling

ECE 546 HOMEWORK No 10 Due Thursday, April 19, yes last

Embarcadero PowerSQL 1.1 Evaluation Guide. Published: July 14, 2008

System Owner s Manual. Tigo Energy Maximizer System

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Lab #2: Layout and Simulation

FinFET Technology Understanding and Productizing a New Transistor A joint whitepaper from TSMC and Synopsys

ISE Simulator (ISim) In-Depth Tutorial. UG682 (v 13.1) March 1, 2011

DATASHEET ENCOUNTER LIBRARY CHARACTERIZER ENCOUNTER LIBRARY CHARACTERIZER

RTL and Technology Schematic Viewers Tutorial. UG685 (v13.1) March 1, 2011

electronic lab 11 Fedora Electronic Lab empowers hardware engineers and universities with opensource solutions for micro nano electronics engineering.

1704 SP2 CUSTOMER. What s New SAP Enable Now

SilkTest Workbench Getting Started with Visual Tests

Synopsys Design Platform

A comprehensive workflow and methodology for parasitic extraction

INTRODUCING VERITAS BACKUP EXEC SUITE

Advanced Design System IFF Schematic Translation for Cadence

VLSI Lab Tutorial 3. Virtuoso Layout Editing Introduction

Simulation examples Chapter overview

WHITE PAPER: ENTERPRISE SOLUTIONS

Concurrent, OA-based Mixed-signal Implementation

EE 210 Lab Assignment #2: Intro to PSPICE

Quartus II Introduction Using Schematic Design

Editing Multiple Objects. Contents

VLSI Lab Tutorial 1. Cadence Virtuoso Schematic Composer Introduction

Load Dynamix Enterprise 5.2

Solo 4.6 Release Notes

Actel Libero TM Integrated Design Environment v2.3 Structural Schematic Flow Design Tutorial

Multi-Board Systems Design

Cadence simulation technology for PCB design

News in RSA-RTE 10.1 updated for sprint Mattias Mohlin, November 2017

Static Timing Verification of Custom Blocks Using Synopsys NanoTime Tool

Comprehensive AMS Verification using Octave, Real Number Modelling and UVM

Complete Tutorial (Includes Schematic & Layout)

Atmel-Synario CPLD/PLD Design Software ATDS1100PC ATDS1120PC ATDS1130PC ATDS1140PC. Features. Description

PTC Creo Piping and Cabling Extension

EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools

Microsemi IP Cores Accelerate the Development Cycle and Lower Development Costs

Design rule illustrations for the AMI C5N process can be found at:

EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits

Veritas Provisioning Manager

6SigmaRoom R8 What s New

Transcription:

Datasheet Galaxy Custom Designer SE The New Choice in Custom Schematic Editing and Simulation Environment Overview Galaxy Custom Designer SE is the next-generation choice for schematic entry, enabling users to meet the challenges of today s nanometer designs with little or no learning curve. As with all Custom Designer tools, schematic editing tasks are accomplished with fewer clicks, quicker menu access, and less pop-up menu clutter. Architected from the ground up with maximum productivity in mind, Custom Designer SE enables fast schematic editing with on-canvas parameter editing and display. Custom Designer SE s real-time connectivity with dynamic net highlighting continuously maintains up-to-date design integrity for faster design with fewer errors and less effort. Extending the Galaxy Implementation Platform As semiconductor designs demand more custom and AMS content, custom design teams need new ways to address the challenge of quickly and efficiently integrating into existing digital design flows. Custom Designer leverages the powerful capabilities of Synopsys Galaxy Implementation Platform to provide a unified solution for custom and digital design teams. Digital teams now have access to a comprehensive AMS block authoring flow with an optimized pipeline that eliminates tedious data exchange and leads to faster design cycle time. Key Benefits ``Architected for Productivity y One unified platform for both cell-based and custom content speeds complex chip design and integration tasks y Supports a complete block-authoring flow with parasitic resimulation for highaccuracy results y Supports Synopsys CustomSim, HSPICE, and Custom WaveView for highperformance, high-capacity circuit simulation y Supports Synopsys Hercules, IC Validator LVS and StarRC flows for industry signoff physical verification yon-canvas editing of parameters and nets improves capture time y Dynamic net highlighting provides fast visual recognition of connectivity to help eliminate design errors y Smart Connect advanced wiring technology speeds designers through wiring tasks for faster time-to-completion y Device Palette assistant provides quick access to favorite devices to place in your design, including individual parameter settings y Transaction History provides sophisticated undo/redo changes on a per-window basis, even after a Save is performed

``Simulation and Analysis Environment y Supports Synopsys common simulator use model, simplifying access to the simulator of your choice y Combines testbenches, circuits, simulators, setups, measurements, post-simulation processing and analysis into a single environment for fast visualization of results and isolation of problems y Enables the use of a single common testbench for both pre- and postparasitic phases of the design y Organizes simulator options and provides easy visualization of all interdependencies and default settings. The simulation options dialog also provides quick help through option-specific tool tips y Cross-probing and back-annotation between the simulation environment, Custom Designer SE, Custom Designer LE and extracted views lets designers quickly select and display the results that matter for quick analysis directly on the schematic or in Custom WaveView y Shares all of Custom Designer s advanced infrastructure technology, including the library manager, hierarchy editor, and the job monitor y Interfaced to industry-leading load balancing solutions that work in conjunction with a unified parametric, corners and statistical analysis capability A Comprehensive and Unified Flow Custom Designer SE utilizes Synopsys common simulator use model, allowing access to Synopsys leading AMS simulators, including HSPICE and CustomSim. During simulation and debug, Custom Designer SE provides quick access to any simulator through simple pull-down menus. Figure 1: Smart Connect and On-Canvas editing of parameters are just two of the ways Custom Designer SE boost designer efficiency during schematic capture During physical verification, the native integration between Custom Designer SE, Custom Designer LE and StarRC provides a complete round-trip parasitic resimulation flow complete with back-annotation. The comprehensive flow ensures the highest-possible accuracy in parasitics extracted from the physical design. Productivity is Key Custom Designer SE s Smart Connect wiring technology drastically improves the user experience during the tedious task of wiring schematics. Smart Connect boosts productivity during wire routing with a simple but powerful combination of mouse-click and keystroke actions that quickly identifies and automatically connects to the closest allowable wiring points. Smart Connect technology ensures that during the wiring phase all connections are made as quickly as possible without cumbersome user interaction and tedious mouse alignment and complex commands. (See Figure 1.) Custom Designer SE s dynamic net highlighting instantly shows the user all wires in the circuit with the same net name. Instant visual feedback of the connectivity helps designers avoid the most obvious mistakes. This capability also works with vectored nets. Custom Designer SE s on-canvas editing capability allows designers to quickly change parameter values, pin labels, net and instances names directly on the canvas by simply pointing at the object and hitting the return key. In addition, all value changes in Custom Designer SE automatically trigger device callbacks when editing parameter values (even during scripting), eliminating tapeoutkilling design synchronization problems. Simulation and Analysis Environment The complex task of analyzing, verifying and debugging today s tough AMS and custom designs requires state-of-theart tools that are architected from the ground up for productivity. Custom Designer s simulation and analysis environment provides designers with the Galaxy Custom Designer SE 2

latest tools and techniques for creating and managing the thousands of circuit simulations that occur during the AMS circuit development cycle. Overview of the Main Console The main console (Figure 2) provides designers with a high-altitude view of the current design s variables, analyses and outputs and allows them to focus on the design, not on the details of simulator syntax. Features that increase designer productivity include an edit-in-place capability allowing users to work directly with the values in the main console. Specific dialogs can also be used for setup and detailed control of the entries in the console. Users can also run multiple environment consoles from a single Custom Designer session, allowing side-by-side comparisons of results from different version of a design or different designs. The environment supports a rich, user-extensible waveform expression language that is common with Custom WaveView. This allows users to create complex expressions that are independent from the simulator in use and apply them to ideal or extracted designs without change. The analyses section of the main console shows the various simulations that will be conducted. The environment helps a designers be more productive by hiding the details of simulation syntax in favor of easy-to-use, simulator-specific dialogs. All available analyses and their options are clearly presented to the user and can be recalled and modified as needed. Another key part of the environment is the outputs section, which collects and manages the volumes of data that can be produced by complex AMS simulations. Each line in the outputs section is a measurement that can be chosen from a schematic or text view Figure 2: Custom Designer Simulation and Analysis Environment main console provides the top-level view of variables, analyses and measurements cross-probe or constructed with the Results Analyzer. All entries made in the output section also cause the environment to emit the required simulation instructions for saving all of the data needed to display the answer. After simulation, scalar data results will be automatically displayed in the table while vector data will automatically be displayed in Custom WaveView where they can be subjected to further analysis. Improved Productivity with the Results Analyzer The Results Analyzer is a powerful toolbox that can dramatically improve user productivity for a variety of common measurements and calculations (See Figure 3). Following a simulation, the Results Analyzer toolbox lets users quickly craft both common and complex measurements and display the results in Synopsys CustomExplorer or Custom WaveView. For instance, the Result Analyzer s pallet of tools lets users quickly select a predefined measurement of the voltage of differential nets with a simple click on the two nets. The appropriate simulation waveforms are retrieved and the equation is calculated and displayed in Custom WaveView. Other tools include common functions like finding the total power in a signal or displaying an eye diagram. The Results Analyzer also provides the expression it used to derive its results. These expressions can be copied to other scripts or sessions or can be used directly in the waveform calculator or Custom WaveView. Galaxy Custom Designer SE 3

Regression Scripting When designers complete their initial work in the environment, the system can generate regression scripts that can be run in the background to replay the session s measurements. This capability improves designer throughput and productivity as it allows work on other designs and does not occupy the user s environment. Based in Tcl, regression scripts can also be modified and used in batch runs to accommodate changes in process libraries and other conditions. Unified Parametric, Corners and Monte Carlo Analysis Custom Designer SE s simulation environment provides a unified mechanism for Parametric, Corners and Monte Carlo analyses that simplify the setup, launch and recovery of the thousands of individual simulations required to understand the behavior of a design. Diplayed in the analyses section of the main console, the Parametric Analyses dialog adds nested sweep commands as needed and manages any interdependencies to ensure the simulation results are correct. The Corners dialogs allow the user to set up sets of parameter values and model libraries and organize them into distinct sections prior to simulation. Combined with Custom Designer SE s Distributed Processing feature, the Corners tool can launch, recover and summarize the results of simulations for a thorough understanding of the effect of process corners, temperatures or other variables on your design. The Monte Carlo capability helps reduce the volume of simulations by providing statistical analyses across process variability. The Monte Carlo capability is also tightly integrated with HSPICE s variability analysis capability Figure 3: The Result Analyzer provides quick access to commonly used analyses that improve designer productivity to maximize throughput and improve accuracy. (See Figure 4.) Built-in Distributed Processing Support Custom Designer SE s simulation and analysis environment is designed to take maximized advantage of compute farm resources and simulator licenses. Shipped with native support for Platform Computing LSF and Sun Microsystems Sun Grid Engine grid management products, Custom Designer SE allow users to launch and recover distributed jobs and manage the returning results. This capability can be used to maximize simulation throughput for Corners, Monte Carlo and Parametric analyses prior to further analysis in the environment. Additionally, Custom Designer SE provides an open application programming interface (API) allowing easy integration of proprietary grid management software. These three capabilities work together to provide flexibility and allow the designer to perform Corners around a Parametric Sweep, Sweeps in a Monte Carlo loop or other nested analyses as required. Open, Interoperable and Extensible Environment Based on Si2 s OpenAccess database and extensible through industrystandard Tcl scripting language, Custom Designer s open environment allows CAD groups to quickly add new tools to the environment. Custom Designer s open infrastructure is a shift in the EDA industry, offering unfettered access to design data. With no proprietary languages, databases or extensions, Custom Designer offers CAD groups deep visibility into the system s design infrastructure, enabling highperformance application integration and development, including access to inmemory data and runtime objects. Custom Designer also provides the ability to develop consistent user interfaces across all Custom Designer tools by providing access to standard components like menus and toolbar icons. Galaxy Custom Designer SE 4

Custom Designer s open simulation environment includes a Programmable Netlister that ships with open-source code, allowing for quick implementation of custom netlist formats. The netlister supports the Component Description Format (CDF) parameters, including PEL/SEL expressions, CDF netlistinfo and physical extracted view netlisting. Powerful Capabilities Shared Across Custom Designer Powerful new GUI technologies provide the entire Custom Designer system with a unique set of capabilities that are shared across all components. Custom Designer has extensive contextsensitive menu support throughout the tool and shares the same use model used in all user subsystems. Custom Designer s property editor allows for single or mass editing of property values across selected instances. Tabbed views simplify editing of different device types and As-Is technology clearly indicates mismatches in values. Custom Designer s Transaction History is a sophisticated undo/redo system that records all data creation and manipulation commands during an editing session for schematics and layout. Recallable at any time, this history is also unique to each different cellview, improving the designer s recall of the editing steps. Figure 4: Custom Designer s Monte Carlo analysis provides graphical setup for all simulation options All Custom Designer commands are logged in a log file (.log and.tcl) and can be replayed in the tool. This can be beneficial when creating macros for any task that needs to be repeated. Icons for recently used commands appear on the history toolbar. Reinvoking previously used commands is easy. Custom Designer also supports standard and user-definable bind-key sets, allowing you to customize the system to meet your unique design style. Custom Designer boasts a single job monitor that logs all batch and interactive jobs launched from any native Custom Designer tool or any other tool integrated into the environment. Job status is saved across different sessions. Platform Support ``X86 for 32- and 64-bit ``Red Hat Enterprise Linux version 4 and 5 (AS, ES, WS) ``SUSE Linux 10 and 11 (AS, ES, WS) Synopsys, Inc. 700 East Middlefield Road Mountain View, CA 94043 www.synopsys.com 2010 Synopsys, Inc. All rights reserved. Synopsys is a trademark of Synopsys, Inc. in the United States and other countries. A list of Synopsys trademarks is available at http://www.synopsys.com/copyright.html. All other names mentioned herein are trademarks or registered trademarks of their respective owners. 09/10.CE.10-19187.