PSoC 4 Current Digital to Analog Converter (IDAC)

Similar documents
PSoC 6 Current Digital to Analog Converter (IDAC7)

Use the Status Register when the firmware needs to query the state of internal digital signals.

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show.

Use the Status Register when the firmware needs to query the state of internal digital signals.

Use a DieTemp component when you want to measure the die temperature of a device.

The AMuxSeq is capable of having between 2 and 32 analog inputs. The paired inputs are present when the MuxType parameter is set to "Differential.

Automatic reload of the period to the count register on terminal count

Digital Multiplexer and Demultiplexer. Features. General Description. Input/Output Connections. When to Use a Multiplexer. Multiplexer 1.

This input determines the next value of the output. The output does not change until the next rising edge of the clock.

Analog Multiplexer (AMux) Features. General Description. Input/Output Connections. When to Use an AMux Single or differential connections

One 32-bit counter that can be free running or generate periodic interrupts

This section describes the various input and output connections for the SysInt Component.

Digital Logic Gates. Features. General Description. Input/Output Connections. When to Use a Logic Gate. Input 1. Input 2. Inputs 3-8 * 1.

PSoC Creator Quick Start Guide

Comparator (Comp) Features. General Description. When to use a Comparator Low input offset. User controlled offset calibration

Supports a range of speeds of external memories (from 5 to 200 ns) Supports external memory power-down, sleep, and wakeup modes

Scanning Comparator (ScanComp) Features. General Description. Input/Output Connections. When to Use a Scanning Comparator. clock - Digital Input* 1.

Optional Pause Pulse for constant frame length of 282 clock ticks

Setting Oscillation Stabilization Wait Time of the main clock (CLKMO) and sub clock (CLKSO)

Base Timer Channel (BT) Features. General Description. When to Use a PDL_BT Component 1.0

Capable of adjusting detection timings for start bit and data bit

For More Information Please contact your local sales office for additional information about Cypress products and solutions.

Multifunction Serial Interface (PDL_MFS) Features. General Description. When to Use a PDL_MFS Component. Quick Start 1.0

W H I T E P A P E R. Introduction. Devices. Energy Comparison of Cypress F-RAM and EEPROM

W H I T E P A P E R. Timing Uncertainty in High Performance Clock Distribution. Introduction

CE CY8CKIT-042-BLE F-RAM Data Logger

Cypress BLE-Beacon ios App User Guide

EZ-PD Analyzer Utility User Guide

ModusToolbox USB Configurator Guide

THIS SPEC IS OBSOLETE

Configurable transfer modes: single transfer, 1D transfer (using X loop) and 2D transfer (using both X and Y loops).

Use the IDAC8 when a fixed or programmable current source is required in an application.

For More Information Please contact your local sales office for additional information about Cypress products and solutions.

Supports Analog, Digital I/O and Bidirectional signal types

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show.

Operational Amplifier (Opamp) Features. General Description. Input/Output Connections. Noninverting Analog Follower or Opamp configuration

Use the Status Register when the firmware needs to query the state of internal digital signals.

CE95314 PSoC 3, PSoC 4, and PSoC 5LP EZI2C

Comparator (Comp) Features. General Description. When to use a Comparator 1.60

Shift Register. Features. General Description 1.20

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show.

Use the Status Register when the firmware needs to query the state of internal digital signals.

PSoC 4 Low Power Comparator (LPComp) Features. General Description. When to Use a LPComp 2.0. Low input offset. User controlled offset calibration

PSoC 4 Voltage Comparator (Comp) Features. General Description. When to Use Comparator Low input offset. User controlled offset calibration

Sequencing Successive Approximation ADC (ADC_SAR_Seq) Features. General Description. When to Use the ADC_SAR_Seq Supports PSoC 5LP devices

AN F²MC-16FX Family, I2C. Contents. 1 Introduction. This application note describes how to communicate via I2C with a Serial EEPROM.

F²MC-8FX Family MB95200H/210H Series Capacitance Touch Sensor

PSoC Creator Component Datasheet

Nine-Output 3.3 V Buffer

EZ I2C Slave. Features. General Description. When to use a EZ I 2 C Slave Industry standard Philips I 2 C bus compatible interface

The Emulated EEPROM Component should be used to store nonvolatile data on a target device.

Voltage Reference (Vref) Features. General Description. Input/Output Connections. When to Use a Vref Voltage references and supplies

FM3 Family Motor Graphical Interface User Manual

8-Bit Voltage Digital to Analog Converter (VDAC8)

Chip Errata for the MB96300/MB96600 Series MOVS/MOVSW Overlap of source and destination region, F 2 MC-16FX Microcontroller

PSoC 4 Operational Amplifier (Opamp) Features. General Description. When to Use the Opamp Follower or Opamp configuration

MB39C811-EVB-03. PMIC for Solar/Vibration Energy Harvesting, Evaluation Board Operation Guide. Doc. No Rev. *B

Supported Devices: CY8C28x13, CY8C28x33, CY8C28x43, CY8C28x45, CY8C28x52, CY8C21x45, CY8C22x45, CY8C24x93. CY8C24x

BGM Adaptor MB E Operation Manual. 8FX Family 8-bit Microcontroller. Doc. # Rev. *A

For More Information Please contact your local sales office for additional information about Cypress products and solutions.

TI: Uses a short pulse on spi_select to indicate start of transaction. National Semiconductor (Microwire): Transmission and Reception occur separately

PSoC 4 Voltage Comparator (Comp) Features. General Description. When to Use Comparator Low input offset. User controlled offset calibration

External Library. Features. General Description 1.0. The library provides documentation for external components

AN FR Family, MB91F467S Emulation. 1 Introduction. 2 Hardware Setup. 2.1 Required parts

PSoC Creator 4.2 Production Release Notes

This section describes the various input and output connections for the Voltage Fault Detector.

Peripheral Driver Library (PDL) Component (PDL Application Programming Interface (API) only)

Graphic LCD Interface (GraphicLCDIntf) Features. General Description. When to Use a GraphicLCDIntf 1.80

This section describes the various input and output connections for the Voltage Fault Detector.

Preliminary. Gas Sensor Analog Front End Datasheet GasSensorAFE V Features and Overview. This datasheet contains Preliminary information.

8 to 1 Analog Multiplexer Datasheet AMux8 V 1.1. Features and Overview

Master modes provide all functionality necessary to work in a multi-master environment.

Supports one or two address decoding with independent memory buffers. Memory buffers provide configurable Read/Write and Read Only regions

Voltage Fault Detector (VFD) Features. General Description. Input/Output Connections. When to Use a VFD. Clock Input 2.30

CY8CKIT-002. PSoC MiniProg3 Program and Debug Kit Guide. Doc. # Rev. *H

FM4 S6E2Cx Series Over The Air Update 32-Bit Microcontroller With Embedded Dual Flash

For one or more fully configured, functional example projects that use this user module go to

EZ I 2 C Slave. Features. General Description. When to use a EZ I 2 C Slave 1.50

AN SIO Tips and Tricks in PSoC 3 / PSoC 5. Application Note Abstract. Introduction

4 to 1 Analog Multiplexer Data Sheet

Version February 02, 2018

The color of the Clock component waveform symbol will change based on the clock's domain (as shown in the DWR Clock Editor), as follows:

Programmable Threshold Comparator Data Sheet

CY7C603xx CYWUSB

16-Mbit (512 K words 32 bits) Static RAM with Error-Correcting Code (ECC)

Incremental ADC Data Sheet

Cypress EZ-PD Configuration Utility User Manual

PSoC 1 In-Circuit Emulator Development Kit Guide

FM0+ Family S6E1A1 Series, Flash Programming Guide

Programmable Gain Amplifier Datasheet PGA V 3.2. Features and Overview

PSoC 4 Operational Amplifier (Opamp) Features. General Description. When to Use the Opamp Follower or Opamp configuration

Writing to Internal Flash in PSoC 3 and PSoC 5

Filter_ADC_VDAC_poll Example Project Features. General Description. Development Kit Configuration

CE PSoC 4: Time-Stamped ADC Data Transfer Using DMA

Bootloader project - project with Bootloader and Communication components

LPF (Optional) CY8C24x93. Without LPF and ISR to 3* With LPF only** to 3* With ISR only to 3*

Counter resolution of 1x, 2x, or 4x the frequency of the A and B inputs, for more accurate determination of position or speed

Inverting Programmable Gain Amplifier (PGA_Inv)

ADC Successive Approximation Register (ADC_SAR)

Hardware Design Guidelines for Using EZ-PD CCG3PA Devices in Power Adapter Applications

Transcription:

PSoC Creator Component Datasheet PSoC 4 Current Digital to Analog Converter (IDAC) 1.10 Features 7 or 8-bit resolution 7-bit range: 0 to 152.4 or 304.8 µa 8-bit range: 0 to 306 or 612 µa Current sink or source selectable General Description The IDAC component gives you a programmable current with a resolution of either 7 or 8 bits. The 8-bit ranges are approximately 612 and 306 µa and the 7-bit ranges are approximately 304.8 and 152.4 µa. When to Use IDAC Resistance measurements Current sink or source Capacitance measurements other than CapSense Sensor current Temperature measurement (diode sensor) Input/Output Connections This section describes the various IDAC input and output connections. lout Analog The connection to the DAC s current source/sink. Cypress Semiconductor Corporation 198 Champion Court San Jose, CA 95134-1709 408-943-2600 Document Number: 001-96481 Rev. *B Revised October 20, 2017

PSoC 4 Current Digital to Analog Converter (IDAC) PSoC Creator Component Datasheet Component Parameters Drag the IDAC onto your design desktop and double-click it to open the Configure dialog box. Polarity Mode of operation. Negative/Sink (default) or Positive/Source. Resolution Resolution of the IDAC. 8-bit (default) or 7-bit. Range IDAC dynamic range: 8-bit resolution - 306 µa (default) or 612 µa. 7-bit resolution 152.4 µa or 304.8 µa Value IDAC hexadecimal value (default is 78). When changing modes the code value is fixed and the current value changes. When you switch from 8-bit to 7-bit and the value exceeds the 7-bit range, the value automatically changes to 7F. When the code value changes the current value updates and vice versa. Page 2 of 10 Document Number: 001-96481 Rev. *B

PSoC Creator Component Datasheet PSoC 4 Current Digital to Analog Converter (IDAC) Placement The PSoC 4 IDACs are part of the CapSense CSD hardware block. Two IDACs are available. The 8-bit IDAC is connected to AmuxBusA and the 7-bit IDAC is connected to AmuxBusB. Note The IDAC Component cannot be placed on the schematic if both AMUXA and AMUXB buses are used by the other blocks (for example, the CapSense Component with the enabled Shield electrode). Resources Resolution (bits) Resource Type CSD IDAC block 7 1 8 1 Application Programming Interface Application Programming Interface (API) routines allow you to configure the component using software. This table lists and describes the interface for each function. The following sections cover each function in more detail. By default, PSoC Creator assigns the instance name "IDAC_1" to the first instance of a component in a given design. You can rename it to any unique value that follows the syntactic rules for identifiers. The instance name becomes the prefix of every global function name, variable, and constant symbol. For readability, the instance name used in the table is "IDAC". Functions Function IDAC_Start() IDAC_Stop() IDAC_Init() IDAC_Enable() IDAC_SetValue() IDAC_Sleep() IDAC_Wakeup() IDAC_SaveConfig() Description Performs all of the required initialization for the component and enables power to the block. Turn off the IDAC block. Initializes or restores the component according to the customizer Configure dialog settings. Activates the hardware and begins component operation. Sets the DAC s output value. This is the preferred API to prepare the component for sleep. This is the preferred API to restore the component to the state when IDAC_Sleep() was called. Saves the configuration of the component. Document Number: 001-96481 Rev. *B Page 3 of 10

PSoC 4 Current Digital to Analog Converter (IDAC) PSoC Creator Component Datasheet Function Description IDAC_RestoreConfig() Restores the configuration of the component. void IDAC_Start(void) Performs all of the required initialization for the component and enables power to the block. The first time the routine is executed, the component is initialized to the configured settings. When called to restart the IDAC following a IDAC_Stop() call, the current component parameter settings are retained. Return Value: void IDAC_Stop(void) Turn off the IDAC block. Return Value: Does not affect the IDAC settings. void IDAC_Init(void) Initializes or restores the component according to the customizer Configure dialog settings. It is not necessary to call IDAC_Init() because the IDAC_Start() API calls this function and is the preferred method to begin component operation. Return Value: All registers will be set to values according to the customizer Configure dialog. void IDAC_Enable(void) Activates the hardware and begins component operation. It is not necessary to call IDAC_Enable() because the IDAC_Start() API calls this function, which is the preferred method to begin component operation. Return Value: Page 4 of 10 Document Number: 001-96481 Rev. *B

PSoC Creator Component Datasheet PSoC 4 Current Digital to Analog Converter (IDAC) void IDAC_SetValue(uint32 value) Sets the DAC s output value. The least significant 7 or 8 bits are used depending on the resolution of the DAC. This function sets the value from 0 to 0xFF (for 8-bit IDAC) or from 0 to 0x7F (for 7-bit IDAC). The user is responsible for calculation of the correct IDAC value depending on selected resolution and range. (uint32) value Return Value: void IDAC_Sleep(void) This is the preferred API to prepare the component for sleep. The IDAC_Sleep() API saves the current component state. Then it calls the IDAC_Stop() function and calls IDAC_SaveConfig() to save the hardware configuration. Call the IDAC_Sleep() function before calling the CySysPmDeepSleep() or the CySysPmHibernate() functions. Return Value: void IDAC_Wakeup(void) This is the preferred API to restore the component to the state when IDAC_Sleep() was called. The IDAC_Wakeup() function calls the IDAC_RestoreConfig() function to restore the configuration. If the component was enabled before the IDAC_Sleep() function was called, the IDAC_Wakeup() function will also re-enable the component. Return Value: Calling the IDAC_Wakeup() function without first calling the IDAC_Sleep() or IDAC_SaveConfig() function may produce unexpected behavior. void IDAC_SaveConfig(void) This function saves the component configuration and non-retention registers. This function is called by the IDAC_Sleep() function. Return Value: Document Number: 001-96481 Rev. *B Page 5 of 10

PSoC 4 Current Digital to Analog Converter (IDAC) PSoC Creator Component Datasheet void IDAC_RestoreConfig(void) This function restores the component configuration and non-retention registers. This function is called by the IDAC_Wakeup() function. Return Value: Global Variables Function IDAC_initVar() Description Indicates whether or not the IDAC was initialized. The variable is initialized to 0 and set to 1 the first time IDAC_Start() is called. This allows the component to restart without reinitialization after the first call to the IDAC_Start() routine. If reinitialization of the component is required, call IDAC_Init() before calling IDAC_Start(). Alternatively, you can reinitialize the IDAC by calling the IDAC_Init() and IDAC_Enable() functions. Sample Firmware Source Code PSoC Creator has many example projects that include schematics and example code in the Find Example Project dialog. For component-specific examples, open the dialog from the Component Catalog or an instance of the component in a schematic diagram. For general examples, open the dialog from the Start Page or File menu. As needed, use the Filter Options in the dialog to narrow the list of projects available to select. See the "Find Example Project" topic in the PSoC Creator Help for more information. MISRA Compliance This section describes the MISRA-C:2004 compliance and deviations for the component. There are two types of deviations defined: Project deviations - deviations that are applicable for all PSoC Creator components Specific deviations deviations that are applicable only for this component This section gives you information on component specific deviations. The project deviations are described in the MISRA Compliance section of the System Reference Guide along with information on the MISRA compliance verification environment. The IDAC component does not have any specific deviations. Page 6 of 10 Document Number: 001-96481 Rev. *B

PSoC Creator Component Datasheet PSoC 4 Current Digital to Analog Converter (IDAC) API Memory Usage The component memory usage varies significantly, depending on the compiler, device, number of APIs used and component configuration. The following table provides the memory usage for all APIs available in the given component configuration. The measurements were taken with the associated compiler configured in release mode with optimization set for size. For a specific design, you can analyze the map file generated by the compiler to determine the memory usage. Configuration Flash Bytes SRAM Bytes 7 or 8-bit 472 8 Functional Description Only one instance of each of the 7-bit and 8-bit IDAC components is available in a design. These are shared with the CapSense CSD component. If the CapSense component is present in the design it will use the 8-bit IDAC and depending on the configuration it may also use the 7-bit IDAC. Block Diagram and Configuration The component uses the cy_psoc4_idac primitive with hardware enable connected to Logic High. It is configured using the CSD block configuration registers. DMA Support The DMA component can be used to transfer data from RAM to the component registers. Refer to the applicable device datasheet to check the DMA feature availability. Name of DMA Source/ Destination Length Direction DMA Req Signal DMA Req Type Description IDAC_1_IDAC_CONTROL_PTR 32 bit Source/ Destination N/A N/A This register is intended to control the IDAC settings. See the device Technical Reference Manual (TRM) for details. Document Number: 001-96481 Rev. *B Page 7 of 10

PSoC 4 Current Digital to Analog Converter (IDAC) PSoC Creator Component Datasheet Note DMA support in the IDAC_P4 component is limited due to the following reasons: The IDAC_1_IDAC_CONTROL register is common for two IDACs (8-bit IDAC and 7-bit IDAC). The IDAC_1_IDAC_CONTROL register is common for the IDAC setting and IDAC data. Before using the DMA channel with the IDAC_P4 component, review the description of this register in the device registers Technical Reference Manual (TRM). Registers See the device TRM for more information about registers. DC and AC Electrical Characteristics Specifications are valid for 40 C TA 85 C and TJ 100 C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted. IDAC DC Specifications Parameter Description Conditions Min Typ Max Units Resolution 7 8 bits Iout Output current at code = 255 Resolution = 8 bits Output current at code = 127 Resolution = 7 bits Range = 600uA, RLOAD = 600 Ω Range = 300uA, RLOAD = 600 Ω Range = 300uA, RLOAD = 600 Ω Range = 150uA, RLOAD = 600 Ω - 612 - ua - 306 - ua - 304.8 - ua - 152.4 - ua Monotonicity - - Yes EZS Zero scale error Temp = -40C to +70C - 0 +/- 1 LSB Eg Gain error Range = 600uA, 8-bit -10-10 % Range = 300uA, 8-bit -10-10 % Range = 300uA, 7-bit -10-10 % Range = 150uA, 7-bit -10-10 % INL Integral nonlinearity Range = 600uA, 8-bit -3-3 LSB Range = 300uA, 8-bit -3-3 LSB Page 8 of 10 Document Number: 001-96481 Rev. *B

PSoC Creator Component Datasheet PSoC 4 Current Digital to Analog Converter (IDAC) Parameter Description Conditions Min Typ Max Units Range = 300uA, 7-bit -3-3 LSB Range = 150uA, 7-bit -3-3 LSB DNL Differential nonlinearity Range = 600uA, 8-bit -1-1 LSB Range = 300uA, 8-bit -1-1 LSB Range = 300uA, 7-bit -1-1 LSB Range = 150uA, 7-bit -1-1 LSB Vcompliance Dropout voltage Range = 600uA, 8-bit, Source 0.8V - - V Range = 600uA, 8-bit, Sink 0.8V - - V Range = 300uA, 7-bit, Source 0.8V - - V Range = 300uA, 7-bit, Sink 0.8V - - V IDAC_SET8 Settling time to 0.5 LSB for 8- bit IDAC IDAC_SET7 Settling time to 0.5 LSB for 7- bit IDAC Full-scale transition. No external load. For PSoC 4000 / PSoC 4100 / PSoC 4200 devices only Full-scale transition. No external load. For PSoC 4000 / PSoC 4100 / PSoC 4200 devices only - - 10 µs - - 10 µs Component Errata This section lists the problems known with the IDAC_P4 Component. Cypress ID Component Version Problem Workaround 290222 1.0 to 1.10 The Vref buffer can cause noise spikes on the IDAC output when its connection is switched from one AMUX bus to another on the fly (even it is turned off). As an example, the CapSense Component powers off the Vref buffer and connects its output to the AMUX-B bus during a scan. This causes the glitch on the IDAC output pin. 290234 1.0 to 1.10 Writing a value to one IDAC on the fly can cause spikes on another IDAC. Do not switch the Vref buffer from one AMUX bus to another on the fly. Do not update an IDAC on the fly when two IDACs are used in a project. Document Number: 001-96481 Rev. *B Page 9 of 10

PSoC 4 Current Digital to Analog Converter (IDAC) PSoC Creator Component Datasheet Component Changes This section lists the major changes in the component from the previous version. Version Description of Changes Reason for Changes / Impact 1.10.c Edited the datasheet. Added a note that the IDAC Component cannot be placed on the schematic if both AMUXA and AMUXB buses are used by the other block. Added errata items 290222 and 290234. 1.10.b Edited datasheet. Removed note about data for PSoC 4200L devices being preliminary. 1.10.a Edited datasheet. Updated the IDAC DC Specifications 1.10 Added DMA support. Updated the IDAC DC Specifications Support for PSoC 4100M/PSoC 4200M devices. Data was missing from previous revision. 1.0.a Edited datasheet. Updated the current ranges. 1.0 Initial release Cypress Semiconductor Corporation, 2016-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ( Cypress ). This document, including any software or firmware included or referenced in this document ( Software ), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress s patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited. TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ( Unintended Uses ). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products. Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners. Page 10 of 10 Document Number: 001-96481 Rev. *B