Introduction to Design Architect

Similar documents
Analog IC Schematic Capture. Mentor Graphics 2006

Mentor Graphics VLSI CAD Tutorials

Layout and Layout Verification. of an Inverter Circuit

Virtuoso Schematic Composer

Select the technology library: NCSU_TechLib_ami06, then press OK.

VLSI Lab Tutorial 1. Cadence Virtuoso Schematic Composer Introduction

MENTOR GRAPHICS IC DESIGN MANUAL. Schematic & Simulation. Gun Jun K Praveen Jayakar Thomas Zheng Huan Qun

TUTORIAL 1. V1.1 Update on Sept 17, 2003 ECE 755. Part 1: Design Architect IC

Analog IC Simulation. Mentor Graphics 2006

FACULTY OF ENGINEERING MULTIMEDIA UNIVERSITY LAB SHEET DIGITAL INTEGRATED CIRCUIT

CS755 CAD TOOL TUTORIAL

RC Extraction. of an Inverter Circuit

EECE 285 VLSI Design. Cadence Tutorial EECE 285 VLSI. By: Kevin Dick Co-author: Jeff Kauppila Co-author: Dr. Arthur Witulski

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Andrew Mason and the AMSaC lab group.

This is a brief tutorial about building a Symbol for a Schematic in Cadence IC design tool environment for hierarchical design of schematics.

CMOS Design Lab Manual

EE115C Digital Electronic Circuits. Tutorial 2: Hierarchical Schematic and Simulation

ECE471/571 Energy Efficient VLSI Design Project 2 Cadence Setup and Creation of an Inverter Due Date 11:30 am on Friday, February 2 nd, 2018

EECS 211 CAD Tutorial. 1. Introduction

Creating Verilog Tutorial Netlist Release Date: 01/13/2005(Version 2)

EE115C Digital Electronic Circuits. Tutorial 4: Schematic-driven Layout (Virtuoso XL)

TUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION

EE 330 Laboratory 3 Layout, DRC, and LVS Fall 2015

EE261 Computer Project 1: Using Mentor Graphics for Digital Simulation

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group.

Cadence Tutorial: Schematic Entry and Circuit Simulation of a CMOS Inverter

EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits

CPE/EE 427, CPE 527, VLSI Design I: Tutorial #2, Schematic Capture, DC Analysis, Transient Analysis (Inverter, NAND2)

INTRODUCTION TO MENTOR GRAPHICS DESIGN TOOLS

Revision Notes: July2004 Generate tutorial for single transistor analysis. Based on existing schematic entry tutorial developed for ECE410

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Lab #2: Layout and Simulation

Design rule illustrations for the AMI C5N process can be found at:

Lab 4 LVS and Post layout Simulation

LTSPICE MANUAL. For Teaching Module EE4415 ZHENG HAUN QUN. December 2016

ANALOG MICROELECTRONICS ( A)

Virtuoso Layout Editor

VLSI Lab Tutorial 3. Virtuoso Layout Editing Introduction

Introduction to laboratory exercises in Digital IC Design.

UNIVERSITY OF WATERLOO

EEC 116 Fall 2011 Lab #1 Cadence Schematic Capture and Layout Tutorial

AMS 0.18 µm PDK Setup and Cadence Tutorial Contributors

CPE/EE 427, CPE 527, VLSI Design I: Tutorial #1, Full Custom VLSI (inverter layout)

ECE C61: Computer Architecture Design Mentor Graphics Tutorial Introduction Window Environment The Mentor Graphics Falcon Framework Tutorial Format

DOWNLOAD PDF CADENCE WAVEFORM CALCULATOR USER GUIDE

ECE471/571 Energy Ecient VLSI Design

Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial

EE4111 Advanced Analog Electronics Design. Spring 2009 Experiment #4 April 6 ~ April 17

Lesson 5: Creating Heterogeneous Parts

Cadence IC Design Manual

Amplifier Simulation Tutorial. Design Kit: Cadence 0.18μm CMOS PDK (gpdk180) (Cadence Version 6.1.5)

Cadence Tutorial. Introduction to Cadence 0.18um, Implementation and Simulation of an inverter. A. Moradi, A. Miled et M. Sawan

EE 330 Laboratory 3 Layout, DRC, and LVS

CMOS INVERTER LAYOUT TUTORIAL

Exercise 1. Section 2. Working in Capture

EE434 ASIC & Digital Systems. From Layout to SPICE Simulation (Virtuoso, Calibre, HSpice) Spring 2017 Dae Hyun Kim

Lesson 18: Creating a Hierarchical Block

Tutorial for Cadence SOC Encounter Place & Route

Revision: February 27, E Main Suite D Pullman, WA (509) Voice and Fax

ELEC451 Integrated Circuit Engineering Using Cadence's Virtuoso Layout Editing Tool

ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS)

Altera Quartus II Tutorial ECE 552

Cadence Schematic Tutorial. EEE5320/EEE4306 Fall 2015 University of Florida ECE

TUTORIAL SESSION Technical Group Hoda Najafi & Sunita Bhide

Complete Tutorial (Includes Schematic & Layout)

The original document link is

Computer-Based Project on VLSI Design Co 3/7

University of Florida EEL 3701 Dr. Eric M. Schwartz Department of Electrical & Computer Engineering Revision 0 12-Jun-16

CADENCE SETUP. ECE4430-Analog IC Design

Orcad Capture Quick Reference

EE 330 Spring Laboratory 2: Basic Boolean Circuits

Lab 2. Standard Cell layout.

Creating the inv1 cell WITHOUT power pins

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

Microelectronica. Full-Custom Design with Cadence Tutorial

University of Kansas EECS Circuit Board Fabrication Tutorial for 212 Lab

Step 1: Downloading the source files

Actel Libero TM Integrated Design Environment v2.3 Structural Schematic Flow Design Tutorial

Cadence Tutorial 2: Layout, DRC/LVS and Circuit Simulation with Extracted Parasitics

Figure 1: ADE Test Editor

EECS 627, Lab Assignment 3

DesignWorks for Windows Hands-On Demo Guide

Hardware describing languages, high level tools and Synthesis

Chapter 10. Schematic Design Tutorial

CS/EE 5720/6720 Analog IC Design Tutorial for Schematic Design and Analysis using Spectre

Boise State University Digital Systems Laboratory

EE 210 Lab Assignment #2: Intro to PSPICE

Editing Multiple Objects. Contents

Using Cadence Virtuoso, a UNIX based OrCAD PSpice like program, Remotely on a Windows Machine

Professor Muller Fall 2016 Sameet Ramakrishnan Eric Chang Adapted from prior EE140 and EE141 labs. EE 140/240A Lab 0 Full IC Design Flow

DOING MORE WITH WORD: MICROSOFT OFFICE 2010

How to Get Started. Figure 3

Introduction to Computer Engineering (E114)

University of California, Davis College of Engineering Department of Electrical and Computer Engineering. EEC118 EXPERIMENT No.

Graphical Cell Compiler

OrCad & Spice Tutorial By, Ronak Gandhi Syracuse University

Laboratory 3. EE 342 (VLSI Circuit Design) - Using Spectre netlist and Calculator for simulation

EEC 116 Fall 2011 Lab #3: Digital Simulation Tutorial

A Tutorial on Using the Cadence Virtuoso Editor to create a CMOS Inverter with CMOSIS5 Technology

Since you can designate as many symbols as needed as baseline symbols it s possible to show multiple baselines with unique symbology.

Lesson 1: Getting Started with OrCAD Capture

Transcription:

SANTA CLARA UNIVERSITY Dept. of Electrical Engineering Mentor Graphics Tutorials Introduction to Design Architect Yiching Chen Sangeetha Raman S. Krishnan I. Introduction II. This document contains a step-by-step tutorial for creating an inverter in the Mentor Graphics tool Design Architect. It covers entering the schematic, creating a symbol, and simulation of the inverter. Setup and Preparation The set of directives listed below is applicable to users of the Engineering Design Center at Santa Clara University. If you are working in a different environment please check with your system administrator. The steps below are necessary the first time you change the settings in your.profile or.cshrc file. (1) Add the following lines in your.profile:. /usr/local/scripts/setup.mentor-2001.2.sh Remember to execute $..profile (2) If using C-shell add the following lines in your.cshrc: source /usr/local/scripts/setup.mentor-2001.2.csh Remember to execute $ source.cshrc (3) Create a working directory by typing: $ cd $ mkdir projects $ cd projects $ mkdir tutorial DAIC 1

III. Starting Design Architect IC 1) Invoke 'Design Manager' by typing: $ dmgr& The window shown below will appear. 2) Double click on da_ic. The window shown below will appear. DAIC 2

3) Open a schematic sheet following the below selections. In the palette menu select Schematic and a window as shown below will appear. In the Open Schematic window select Options In the Open Schematic Options window that appears select New Sheet. Then click OK. In the Open Schematic window use the Navigator to go to the directory you created and type the schematic name inv. Then click OK. Note: You will see an empty sheet in the Design Architect window. This sheet is where you will draw your schematic by placing the parts for your circuit and wiring them together. DAIC 3

IV. Schematic Entry We will be drawing the schematic for the CMOS inverter shown in the Figure below. 1) Adding components and ports Select the parts for your schematic of the inverter by choosing from a library of components. In the palette menu select Library IC Libraries Click on Device Lib to place the transistors - an NMOS(4-pin) and a PMOS(4-pin). Resistors(ideal) and capacitors(ideal) can also be obtained from this library. Click on Generic Lib to place Portin,Portout,VDD,and Ground. The Sources Lib will provide AC and DC sources which be later used for simulation. 2) Wiring the components Press F3 to wire up the components according to the circuit diagram in Figure 2. Pressing F3 activates the wiring command. Clicking on Cancel in the prompt bar or pressing Esc on your keyboard disables the wire command. You can also add wires by using the palette menu and selecting ADD WIRE DAIC 4

3) Changing attributes and values of the components To change the value(instpar) of the components, select the value of the component or move cursor beside value of component and press SHIFT F7. Change the values for the sizes of the transistors of your circuit. To change the labels of the ports, select the net and then use the same method to change the label of the net. 4) Changing the reference number of the components To change the reference number(inst), select the component, click right mouse button, Properties > Modify Multiple. In the box that appears change the INST value. To change the reference number automatically highlight all components, click the right mouse button, Instance > Alter. The reference numbers will be automatically generated by the tool. 5) Checking and saving the schematic scheet Press Check& Save from the palette menu to check your sheet. If your sheet does not pass check, you cannot simulate the design. Check the log if errors are listed. 6) Creating a viewpoint To prepare for simulation in DA_IC, a Design Viewpoint needs to be created. The tool automatically creates the viewpoint. You will use the viewpoint during layout of the circuit. DAIC 5

V. Creating a Symbol Hierarchical design allows you to instantiate lower level cells (circuits) into upper level cells to create a tree structure. Since, at higher levels, we really don't need to see the detailed transistor-level description of the base cells, we create symbols for them. 1) Automatically generating the symbol To automatically generate a symbol in DA_IC, from the main menu select Miscellaneous > Generate Symbol Do not change any of the options in the dialog box and click the 'OK' button to generate a symbol for the cell. The generated symbol will be a simple rectangle with two pins, IN and OUT. 2) Drawing the symbol You may want to make your inverter symbol look like an inverter. Open a symbol sheet following the below selections. In the palette menu select Symbol and a window as shown below will appear. In the Open Symbol window select Options In the Open Symbol Options window that appears select New Sheet. Then click OK. In the Open Symbol window use the Navigator to go to the directory you created and type the schematic name inv. Then click OK. In the sheet that is opened, you wiill draw your inverter symbol. Click DRAW ADD POLYLINE and draw a triangle. Click DRAW ADD CIRCLE to draw a circle at the front of the triangle. Press F2 to unselect these shapes. 3) Adding the pins To add pins to your inverter, click on PIN in the ADD menu from the palette. Select an optimal height for the pin name. Enter the pin name, appropriate pintype and pin placement. You can move the pins and their texts to the appropriate locations. To move text, click TEXT CHANGE VALUE, select pin names and the click MOVE to move pin names to appropriate position. 4) Checking and saving the symbol To check the symbol for errors, from the main menu select Check > With Defaults You can ignore the warnings about the properties not being on the interface. If you have any other errors fix them before moving on. Save your symbol by selecting File > Save Symbol > Default Close the symbol window. DAIC 6

VI. Making a Simulation Schematic 1) Creating a test circuit To simulate your circuit in DA_IC, you should create a test circuit of your inverter. Open another sheet and name it test_inv. Add one instantiation of your inverter cell inv by clicking left mouse bottom and selecting ADD->Instance- Choose Symbol and select inv from the list of symbols. Click on Sources Lib to place DC source at the input. Click on Sources Lib to place DC source and connect it to VDD. Setup VDD=3.3. Check the schematic and close it. DAIC 7