Atmel Corporation Product Training. FPGA/Configurator. Guy Lafayette/Itsu Wang/Yad Dhami

Similar documents
ATDH2200E Programming Kit... User Guide

AT17A Series FPGA Configuration EEPROM Memory. Application Note. FPGAs. AT17A Series Conversions from Altera FPGA Serial Configuration Memories

FPGA Configurator Programming Kit (Enhanced) ATDH2200E. Features. Description

Atmel Corporation 2004 Product Training EPLD

LOW-COST FPGA CONFIGURATION VIA INDUSTRY-STANDARD SPI SERIAL FLASH & LatticeECP/EC FPGAs

AT17LV65A (1), AT17LV128A (1), AT17LV256A (1) AT17LV512A, AT17LV010A, AT17LV002A

FPGA Configuration EEPROM Memory AT17C65 AT17LV65 AT17C128 AT17LV128 AT17C256 AT17LV256

AT17 Series FPGA. Configuration Memory. Application Note. In-System Programming Circuits for AT17 Series Configurators with Atmel and Xilinx FPGAs

AT17F040A and AT17F080A

Digital Integrated Circuits

AT17(A) Series FPGA Configuration Memory. Application Note

FPGA Configuration Flash Memory AT17F16

AT17LV(A) Series FPGA Configuration Memory. Application Note. Programming Specification for AT17LV(A) Series FPGA Configuration Memories

Platform Flash In-System Programmable Configuration PROMs

Configurable Embedded Systems: Using Programmable Logic to Compress Embedded System Design Cycles

FPGA Configuration EEPROM Memory AT17C020A AT17LV020A

Field Programmable Gate Array (FPGA) Devices

Configuring Cyclone FPGAs

Section II. Software Settings

FPGA Discovery-III XC3S200 Board Manual

High-Tech-Marketing. Selecting an FPGA. By Paul Dillien

Platform Flash In-System Programmable Configuration PROMs

4. Configuring Cyclone II Devices

8-megabit 2.5-volt or 2.7-volt DataFlash AT45DB081D

16-megabit 2.5-volt or 2.7-volt DataFlash AT45DB161D

Pin-Master 48. Everything you need from a development programmer

Microchip Serial EEPROMs

5. Configuring Cyclone FPGAs

EE4380 Microprocessor Design Project

INTRODUCTION TO FPGA ARCHITECTURE

Features. Description. 4 2 Platform Flash In-System Programmable Configuration PROMS. DS123 (v2.6) March 14, Preliminary Product Specification

XAPP170 May 19, 1999 (Version 1.0) Application Note

Trends in Prototyping Systems. ni logic Pvt. Ltd., Pune, India

FPGA Configuration EEPROM Memory AT17C65A AT17LV65A AT17C128A AT17LV128A AT17C256A AT17LV256A

Implementing the Top Five Control-Path Applications with Low-Cost, Low-Power CPLDs

CHAPTER 1 Introduction of the tnano Board CHAPTER 2 tnano Board Architecture CHAPTER 3 Using the tnano Board... 8

Serial EEPROM and Serial Flash for automotive applications

Version 1.6 Page 2 of 25 SMT351 User Manual

F 2 MC-8FX Family. 8-bit Microcontroller. MB95200 Series

Vertex Detector Electronics: ODE to ECS Interface

AT17F Series. Application Note. Programming Circuits for AT17F Series Configurators with Xilinx FPGAs. 1. Introduction

AL8253 Core Application Note

Platform Flash In-System Programmable Configuration PROMs

Platform Flash In-System Programmable Configuration PROMs

Handouts. FPGA-related documents

Figure 2.1 The Altera UP 3 board.

Spartan-II Demo Board User s Guide

24AA128/24LC128/24FC128

5M bytes free disk space Available parallel printer port

2-megabit 2.7-volt Minimum DataFlash AT45DB021D

Section I. FPGA Configuration Devices

AL8259 Core Application Note

M32 Development Board

Handouts. 1. Project Guidelines and DSP Function Generator Design Specifications. (We ll discuss the project at the beginning of lab on Wednesday)

XC95144 In-System Programmable CPLD

QPro XQ17V16 Military 16Mbit QML Configuration PROM

XC1701L (3.3V), XC1701 (5.0V) and XC17512L (3.3V) Serial Configuration PROMs. Features. Description

An Arduino Controlled 1 Hz to 60 MHz Signal Generator

About using FPGAs in radiation environments

System Designer. Programmable SLI AT94K/AT94S Series. Features. Description

Enabling success from the center of technology. A Practical Guide to Configuring the Spartan-3A Family

QPRO Family of XC1700E Configuration PROMs

Section 3. System Integration

Embedded System Design

SMT166-FMC User Guide

5. Configuration Devices for SRAM-Based LUT Devices Data Sheet

System Designer. Programmable SLI AT94K/AT94S Series. Features. Description

24AA16/24LC16B. 16K I 2 C Serial EEPROM. Device Selection Table. Description: Features: Package Types. Block Diagram. Temp. Ranges.

Using the Nios Development Board Configuration Controller Reference Designs

Connecting Spansion SPI Serial Flash to Configure Altera FPGAs

OVERVIEW ChipMax2 With high throughput and maximum flexibility Maxloader

Arduino Uno R3 INTRODUCTION

ice65 mobilefpga Configuration & Programming Overview 05/12/2010

address lines and a parallel interface, the Atmel DataFlash uses an Atmel RapidS serial interface to sequentially access its data. The simple sequenti

Configuration Handbook, Volume 2

S2C K7 Prodigy Logic Module Series

2-wire Serial EEPROM AT24C512. Preliminary. 2-Wire Serial EEPROM 512K (65,536 x 8) Features. Description. Pin Configurations.

FPGA Development Board Hardware and I/O Features

JTAG Interface : Common Pinouts

CS310 Embedded Computer Systems. Maeng

PLAs & PALs. Programmable Logic Devices (PLDs) PLAs and PALs

Usable gates 600 1,250 2,500 5,000 10,000 Macrocells Logic array blocks Maximum user I/O

4. Serial Configuration Devices (EPCS1, EPCS4, EPCS16, & EPCS64) Features

An Introduction to Programmable Logic

QPro XQR17V16 Radiation Hardened 16Mbit QML Configuration PROM

My First FPGA for Altera DE2-115 Board

AT45DB041E. 4-Mbit DataFlash (with Extra 128-Kbits), 1.65V Minimum SPI Serial Flash Memory. Features

Prof. Tit. José Renes Pinheiro, Dr. Eng. IX SACT November, 2000.

2-wire Serial EEPROM AT24C512

1K-16K UNI/O Serial EEPROM Family Data Sheet

Reduce Your System Power Consumption with Altera FPGAs Altera Corporation Public

Gate Estimate. Practical (60% util)* (1000's) Max (100% util)* (1000's)

Altera EP4CE6 Mini Board. Hardware User's Guide

Spartan/XL Family One-Time Programmable Configuration PROMs (XC17S00/XL)

AVR FLASH MICROCONTROLLERS. Atmel Corporation

Terasic DE0 Field Programmable Gate Array (FPGA) Development Board

VLSI Design Lab., Konkuk Univ. Yong Beom Cho LSI Design Lab

AT45DB021E. 2-Mbit DataFlash (with Extra 64-Kbits), 1.65V Minimum SPI Serial Flash Memory PRELIMINARY DATASHEET. Features

ByteBlaster II Parallel Port Download Cable

Galep-4 Universal Programmer [ Parallel Port ]

Transcription:

Atmel Corporation 2004 Product Training FPGA/Configurator Guy Lafayette/Itsu Wang/Yad Dhami

A full spectrum of density & package options

What is a Configurator?? It is a NVM memory used to configure all SRAM based FPGA, FPSLIC and some DSP - Atmel, Xilinx, Altera, Cypress, Lattice ( Lucent) Also called PROM by Xilinx and Serial configuration device by Altera. All ATMEL parts are reprogrammable via simple 2- wire interface Competition in most cases are OTP ( One Time Programmable) It is sold between 10%-25% of FPGA price making it good business for a simple memory >>> ATMEL HAS A SOLUTION

FPGA Configuration Memories: a complete offer Part Number Density Target Market Features AT17LV 65K upto 4M Xilinx, Altera ISP/eeprom AT17N 256K upto 4M Xilinx Spartan2/3 limited write cycles AT17F 4M upto 32M Xilinx Virtex/ Altera Apex ISP/Flash "C" = 8-LAP "P" = 8-PDIP "N" = 8-SOIC "J" = 20-PLCC "S" = 20-SOIC "Q" = 32-TQFP "BJ" = 44-PLCC "TQ" = 44-TQFP Some examples.. 44 TQFP -- AT17LV040-10TQC 8 LAP -- AT17LV512-10CC ISP Reprogrammable FPGA configuration memory ATMEL,Altera, Xilinx 6mm 6mm LAP is 6 mm 2 with the same pinout and footprint as V08 and S08 8-lead (SOIC) packages. Like V08 LAP is 1 mm thick.

New!!: Low cost Configurator family Why do we need Low cost option - new Low cost FPGA: Spartan from Xilinx and Cyclone from Altera Reduced features to lower the cost (15%-30%) - limited number of write cycle ( ~10) - no ready pin, no cascade, 3.3volt only, limited package option - Easy for factory programming for volume PN: AT17N, N for N Time Programmable Density and package options: - from 256K up to 4Meg, 8DIP, 8SOIC/LAP, 20SOIC, 44TQFP In Full production now >> Target all Xilinx Spartan2/2E/3 PROM

New!!: High Density Configurators Offer More Features for Less $$ ATMEL FLASH technology : from 4M up to 32M 8-lead LAP package for 4M, 8M, and 16M(same footprint as 8-SOIC) Page Select pins option: 4 Pages available to store different versions of FPGA bit stream Support 2-wire ISP protocol 33 MHz clock speed No need to go to OTP for cost reduction >> Target all Xilinx Virtex/ Altera Stratix PROM

AT17 Package offering Configurator All Xilinx Xilinx Spartan2 and Spartan3 NEW! Altera Pinout 65K-256K 512K 1M 2M NEW! NEW! NEW! NEW! 4M 8M 16M 32M AT17LVXX-10 AT17FXX-30 8 LAP 8 LAP 8 LAP 8 LAP 8 LAP 8 LAP 8 LAP 8 PDIP 8 PDIP 8 PDIP 20 SOIC 20 SOIC 20 SOIC 20 SOIC 20 PLCC 20 PLCC 20 PLCC 20 PLCC 20 PLCC 20 PLCC 20 PLCC 44 TQFP 44 TQFP 44 TQFP 44 TQFP 44 PLCC 44 PLCC 44 PLCC 44 PLCC 44 PLCC AT17NXX-10 8 PDIP(*) 8 PDIP 8 PDIP (*) Only 256K offered 8 SOIC(*) 8 LAP 8 LAP 8 LAP 20 SOIC(*) 20 SOIC 20 SOIC 20 SOIC 44 TQFP 44 TQFP AT17LVXXA-10 AT17FXXA-30 8 PDIP 8 PDIP 8 PDIP 8 LAP 8 LAP 8 LAP 20 PLCC 20 PLCC 20 PLCC 20 PLCC 20 PLCC 20 PLCC 20 PLCC 32 TQFP 32 TQFP 32 TQFP 32 TQFP 44PLCC 44PLCC

Techno AT17LV: EEprom AT17N: NTP AT17F:Flash Part Number AT17F16A-30CI Density 65 : 65Kbit 128 : 128Kbit 256 : 256Kbit 512 : 512Kbit 010 : 1Mbit 002 : 2Mbit 040 : 4Mbit 080 : 8Mbit 16 : 16Mbit 32 : 32Mbit Vendor type A: Altera Blank: Xilinx Speed 10: 10Mhz 30: 33Mhz Temperature C: Commercial I: Industrial Package C: 8-LAP P : 8-PDIP N:8-SOIC J :20-PLCC S :20-SOIC Q : 32-TQFP BJ : 44-PLCC TQ : 44-TQFP Get latest cross ref from psli@atmel.com

So how do we identify the opportunities? 1. Look for the customers who are currently using Xilinx or Altera FPGA? If YES 2. Which configurator do they use? (write down the list) 3. Use the cross reference guide to identify ATMEL equivalent or Send an email to psli@atmel.com 4. For new design, use second portion of the cross reference guide to see which FPGA they are using and offer them the corresponding Atmel Configurator.

Configurator Cross Reference Guide Pin-to-pin is drop-in replacement. No modification is needed. Not Pin-to-pin Compatible, but functionality is the same. Pinout is different, but the functionality for the Master Serial Mode is the same.

Configurator Cross Reference Guide Configurator FPGA

Competitive Advantages Vs. Xilinx PROMs Vs. Platform Flash(XCFxxS). Platform Flash offers only 1 package per density while Atmel Flash PROMs are offered in variety of packages(8, 20, 44 pin packages). Vs. Legacy PROMs. Again Atmel has advantages in package offering(xc18v s smallest package is 20SOIC). Atmel has the broadest 8 pin offerings - 8SOIC is only offered in XC17V01! XC17V02 and up are not offered in 8 pin packages. Vs. System ACE. Average cost of $3 per Mbits. Multi- Chip solution which will increase board space. >> Xilinx PROM revenue ~ $70M ( estimated in 2003)

Packages Competitive Advantage Vs. Altera Configuration solutions Vs. EPC1441, EPC1, and EPC2. EPC1441 & EPC1 do not support ISP, they are OTP!! EPC2 is 1.69Mbits while Atmel AT17LV002 is full 2Mbits!! Vs. Enhanced Configuration Device (EPC4 to EPC16). They offered in 100PQFP only! Atmel offers 8LAP, 20PLCC, and 32TQFP. Vs. Cyclone Configurators (EPCS1 & EPCS4). Complex ISP using the FPGA itself, only supports AS mode and only 1 package option. Altera 8 pin solutions are OTP ONLY!! >> Altera serial config revenue ~ $40M ( estimated in 2003)

Other Competitive Advantages Data Retention of 190 years on AT17LVxxx series (Xilinx has 20 years) 100,000 cycle write times for AT17LVxxx 10,000 cycle write times for AT17Fxxx Wider voltage range support (3.0V to 5.5V) 8 pin package from 65K upto 16M Atmel offers 1. Factory programming 2. Custom markings 3. Tape and Reel

ATDH2200E Configurator Programming Kit Programmer kit for AT17LVxxx, AT17Nxxx, and AT17Fxxx - AT17 sample and ISP programming board - Parallel cable and power supply - PC download programming S/W - Socket adapters: ATDH2221 for all 20 pin SOIC ATDH2222 for 20 pin PLCC (included) ATDH2223 for 8 pin SOIC ATDH2224 for 44 pin TQFP ATDH2226 for 32 pin PQFP ATDH2227 for 44 pin PLCC ATDH2228 for 8 pin LAPD - Supported in IDS and System Designer» DOWNLOAD->CONFIGURATOR - In-stock and shipping NOW - $350 price inclusive

ATDH2225 ISP Programming Cable ISP prog. cable for AT17LVxxx, AT17Fxxx, and AT17Nxxx - Parallel port to programming header cable - Supported in IDS and SystemDesigner» DOWNLOAD->CONFIGURATOR - In-stock and shipping NOW - $95 10 pin ribbon cable ATDH2225 Programming cable TO PC parallel port

Configurator Programming Software (CPS) Takes files straight from Atmel, Xilinx, and Altera software Supports *.mcs, *.hex, *.bst, *.pof, *.rbf file format Enable and disable internal oscillator for AT17LVxxx series Supports AT17LVxxx, AT17Nxxx, and AT17Fxxx configurators Download from web fo free

Atmel s Configurator Roadmap AT18F AT18F Series Series JTAG programming Densities to to 64M 64M Serial and and Parallel mode 3.3V/1.8V 3.3V/1.8V JTAG (IEE1532 High Feature Set Features AT17LV AT17LV Series Series Density to to 8M 8M 8-pin 2-wire ISP ISP 3.3V 3.3V and and 5volt 5volt AT17F AT17F Series Series Density to to 32M 32M 2-wire ISP ISP 3.3V 3.3V Small package High Density AT17N AT17N Series Series Density to to 4M 4M 3.3V 3.3V Reduced features High Vo

Actions Required ASAP Target the big FPGA users: Nokia, Lucent, Marconi, Ericson, Alcatel, Siemens, Cisco, Dell, IBM, Nortel, Philips, Thomson, Samsung Visit the buyers and show them our cross reference Visit the designers and design in the new products Identify new high volume FPGA customers >> Remember configurator are high ASP parts and we have the best offer

Stay tuned and call if you need support: Guy for Europe: + 33 6 84 99 30 64 / glafayette@ Itsu for Asia : +1 408 487 29 48 /iwang@ Yad for US : + 1 408 436 41 66 / ydhami@ Technical support configurator@atmel.com THANK YOU