Karnaugh Map (K-Map) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using K-map

Similar documents
A B AB CD Objectives:

Combinational Logic Circuits

Combinational Logic Circuits Part III -Theoretical Foundations

Chapter 2 Combinational Logic Circuits

Module -7. Karnaugh Maps

Chapter 2 Combinational

3.4 QUINE MCCLUSKEY METHOD 73. f(a, B, C, D, E)¼AC ĒþB CD þ BCDþĀBD.

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

Chapter 2. Boolean Expressions:

Outcomes. Unit 9. Logic Function Synthesis KARNAUGH MAPS. Implementing Combinational Functions with Karnaugh Maps

DKT 122/3 DIGITAL SYSTEM 1

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

ELCT201: DIGITAL LOGIC DESIGN

Introduction. The Quine-McCluskey Method Handout 5 January 24, CSEE E6861y Prof. Steven Nowick

UNIT II. Circuit minimization

ELCT201: DIGITAL LOGIC DESIGN

Quine-McCluskey Algorithm

Specifying logic functions

Chapter 6. Logic Design Optimization Chapter 6

User s Manual. Ronwaldo A. Collado Diosdado Y. Tejoso Jr. CMSC 130 Logistic Design and Digital Computer Circuits Second Semester, A. Y.

Switching Circuits & Logic Design

Graduate Institute of Electronics Engineering, NTU. CH5 Karnaugh Maps. Lecturer: 吳安宇教授 Date:2006/10/20 ACCESS IC LAB

Chapter 3. Gate-Level Minimization. Outlines

Chapter 3 Simplification of Boolean functions

Switching Theory And Logic Design UNIT-II GATE LEVEL MINIMIZATION

CMPE223/CMSE222 Digital Logic

Gate Level Minimization

Slide Set 5. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

Points Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map

CprE 281: Digital Logic


SEE1223: Digital Electronics

ECE380 Digital Logic

CSCI 220: Computer Architecture I Instructor: Pranava K. Jha. Simplification of Boolean Functions using a Karnaugh Map

A graphical method of simplifying logic

Gate Level Minimization Map Method

DIGITAL CIRCUIT LOGIC UNIT 5: KARNAUGH MAPS (K-MAPS)

Synthesis 1. 1 Figures in this chapter taken from S. H. Gerez, Algorithms for VLSI Design Automation, Wiley, Typeset by FoilTEX 1

Chapter 2 Combinational Logic Circuits

4 KARNAUGH MAP MINIMIZATION

CSE 140: Logic Minimization Lecture

Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

Digital Logic Lecture 7 Gate Level Minimization

To write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using Karnaugh Map.

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10

CS8803: Advanced Digital Design for Embedded Hardware

Combinational Logic Circuits

Gate-Level Minimization. section instructor: Ufuk Çelikcan

Larger K-maps. So far we have only discussed 2 and 3-variable K-maps. We can now create a 4-variable map in the

Simplification of Boolean Functions

Incompletely Specified Functions with Don t Cares 2-Level Transformation Review Boolean Cube Karnaugh-Map Representation and Methods Examples

TWO-LEVEL COMBINATIONAL LOGIC

Combinational Logic & Circuits

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Gate-Level Minimization

Simplification of Boolean Functions

University of Technology

2.6 BOOLEAN FUNCTIONS

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

Digital Logic Design. Outline

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

9/10/2016. ECE 120: Introduction to Computing. The Domain of a Boolean Function is a Hypercube. List All Implicants for One Variable A

1. Mark the correct statement(s)

Gate-Level Minimization

Boolean Function Simplification

Experiment 4 Boolean Functions Implementation

Standard Forms of Expression. Minterms and Maxterms

Slides for Lecture 15

ENGIN 112 Intro to Electrical and Computer Engineering

MUX using Tri-State Buffers. Chapter 2 - Part 2 1

POWR IP PZ1/17

10EC33: DIGITAL ELECTRONICS QUESTION BANK

Gate-Level Minimization

Chapter 2 Part 5 Combinational Logic Circuits

DIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute 2. LECTURE: LOGIC NETWORK MINIMIZATION 2016/2017

IT 201 Digital System Design Module II Notes

Summary. Boolean Addition

Digital logic fundamentals. Question Bank. Unit I

Lecture 22: Implementing Combinational Logic

Code No: 07A3EC03 Set No. 1

Contents. Chapter 3 Combinational Circuits Page 1 of 34

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 04. Boolean Expression Simplification and Implementation

Code No: R Set No. 1

R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai

Combinational Circuits Digital Logic (Materials taken primarily from:

Experiment 3: Logic Simplification

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.

Switching Circuits Simplifications Using Binary Coded Octal Minterms

ece5745-pla-notes.txt

Presented By :- Alok Kumar Lecturer in ECE C.R.Polytechnic, Rohtak

CS470: Computer Architecture. AMD Quad Core

Giovanni De Micheli. Integrated Systems Centre EPF Lausanne

Breakup Algorithm for Switching Circuit Simplifications

S1 Teknik Telekomunikasi Fakultas Teknik Elektro FEH2H3 2016/2017

Introduction to Microprocessors and Digital Logic (ME262) Boolean Algebra and Logic Equations. Spring 2011


Philadelphia University Faculty of Information Technology Department of Computer Science. Computer Logic Design. By Dareen Hamoudeh.

Midterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil

Digital Design. Chapter 4. Principles Of. Simplification of Boolean Functions

2008 The McGraw-Hill Companies, Inc. All rights reserved.

Transcription:

Karnaugh Map (K-Map) Ch. 2.4 Ch. 2.5 Simplification using K-map A graphical map method to simplify Boolean function up to 6 variables A diagram made up of squares Each square represents one minterm (or maxterm) of a given Boolean function 2 Karnaugh Map Examples Karnaugh Map Note that the Hamming Distance between adjacent columns or adjacent rows (including cyclic ones) must be for simplification purposes Adjacent columns or rows allow grouping of minterms (maxterms) for simplification 3 4

Implicant A product term is an Implicant of a Boolean function if the function has an output for all minterms of the product term. In K map, an Implicant is bubble covers only (bubble size must be a power of 2) AB Prime Implicant If the removal of any literal from an implicant I results in a product term that is not an implicant of the Boolean function, then I is an Prime Implicant. Examples B is an implicant, but or BD or BC do not imply a in this function; B is a PI B C D is an implicant, but B C is not an implicant, thus B C D is not a PI In K map, a Prime Implicant (PI) is AB bubble that is expanded as big as possible (bubble size must be a power of 2) 5 6 Essential Prime Implicant If a minterm of a Boolean function is included in only one PI, then this PI is an Essential Prime Implicant. In K map, an Essential Prime Implicant is Bubble that contains a covered only by itself and no other PI bubbles AB Non Essential Prime Implicant A Non Essential Prime Implicant is a PI that is not an Essential PI. In K map, an Non Essential Prime Implicant is A covered by more than one PI bubble AB 7 8

Simplification for SOP Form K-Map for the given Boolean function Example for SOP PIs for s Identify all Essential Prime Implicants for s in the K- map Identify non-essential Prime Implicants in the K-map for the s which are not covered by the Essential Prime Implicants PIs to cover s Form an SOP based on A BC Form a sum-of-products (SOP) with all Essential Prime Implicants and the necessary non-essential Prime Implicants to cover all s 9 Example for SOP PIs for s Example for SOP PIs for s PIs to cover s Form an SOP based on AB PIs to cover s Form an SOP based on AB 2

Prime Implicants Simplification for POS All the prior definitions apply to (or maxterm) as well Consider these implicants imply a output Form K-Map for the given Boolean function Identify all Essential Prime Implicants for s in the K- map Identify non-essential Prime Implicants in the K-map for the s which are not covered by the Essential Prime Implicants Form a product-of-sums (POS) with all Essential Prime Implicants and the necessary non-essential Prime Implicants to cover all s 3 4 Example for POS PIs for s Example for POS PIs for s PIs to cover s Form an POS based on A BC PIs to cover s Form an POS based on AB 5 6

Don t Care Condition X Don t care (X) Those input combinations which are irrelevant to the target function (i.e. If the input combination signals can be guaranteed never occur) Can be used to simplify Boolean equations, thus simply logic design In K-map Use X to express Don t Care in the map Don t care can be bubbled as or depending on SOP or POS simplification to result into bigger bubble Don t Care Example B to Gray Code B-coded input Gray Code Output B stands for Binary Decimal b3 b2 b b g3 g2 g g Coded Decimal Each digit of a decimal 2 4 3 5 number is represented by one code 6 B only encodes from 7 8 to 9 9 X X X X X X X X 2 X X X X 3 X X X X 4 X X X X 5 X X X X Require 4 bits Only use out of 6 encoding space 7 8 B to Gray Code (Do not use Don Care) B-coded input Gray Code Output B stands for Binary Decimal b3 b2 b b g3 g2 g g Coded Decimal Each digit of a decimal 2 4 3 5 number is represented by one code 6 B only encodes from 7 8 to 9 9 2 3 4 5 Require 4 bits Only use out of 6 encoding space What g2 is? g2 = F(b3, b2, b, b) 9 2

Example: g2 of B to Gray Another Example of Don t Care (SOP) Without using Don t Care Take Don t Care into account b b b 3 b 2 b b b 3 b 2 X X X X X X AB X X X 2 22 Another Example of Don t Care (POS) Use Karnaugh Map in B 5 or B 6 AB X X X In B 5 2 K-maps are to be constructed (2 submaps) Consider one submap is on top of the other Cells that occupy the same relative position in 2 maps are considered adjacent Bubble can be constructed in vertical dimension when stacking up 2 maps In B 6 4 K-maps are to be constructed (4 submaps) Similar to B 5, yet another dimension needs to be considered 23 24

Karnaugh Map Example in B 5 Karnaugh Map Example in B 6 AB AB E = E = WX U,V=, WX X WX U,V=, WX 25 26 U,V=, U,V=, Minimal SOP and POS w/ Don t care Could lead to different function if the same x is treated as in SOP but as in POS. Even though the final Boolean functions could be different, but for those ones with non don t care square, correct functionality was maintained. A B x x F = Ā (SOP) F = B (POS) F = Ā (POS) Use Karnaugh Map in B 5 or B 6 It is getting hard and complicated Eye-ball simplification on several submaps is error-prone, leading to sub-optimal results Do we have a better algorithm? Quine-McCluskey Method 27 28