High Performance Computing The Essential Tool for a Knowledge Economy

Similar documents
Intel Xeon Phi Coprocessor. Technical Resources. Intel Xeon Phi Coprocessor Workshop Pawsey Centre & CSIRO, Aug Intel Xeon Phi Coprocessor

Intel Many Integrated Core (MIC) Architecture

Sample for OpenCL* and DirectX* Video Acceleration Surface Sharing

OpenCL* and Microsoft DirectX* Video Acceleration Surface Sharing

Expand Your HPC Market Reach and Grow Your Sales with Intel Cluster Ready

OpenMP * 4 Support in Clang * / LLVM * Andrey Bokhanko, Intel

Maximize Performance and Scalability of RADIOSS* Structural Analysis Software on Intel Xeon Processor E7 v2 Family-Based Platforms

Achieving High Performance. Jim Cownie Principal Engineer SSG/DPD/TCAR Multicore Challenge 2013

HPCG on Intel Xeon Phi 2 nd Generation, Knights Landing. Alexander Kleymenov and Jongsoo Park Intel Corporation SC16, HPCG BoF

Intel Parallel Studio XE 2015 Composer Edition for Linux* Installation Guide and Release Notes

Intel and the Future of Consumer Electronics. Shahrokh Shahidzadeh Sr. Principal Technologist

Vectorization Advisor: getting started

Becca Paren Cluster Systems Engineer Software and Services Group. May 2017

Agenda. Optimization Notice Copyright 2017, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.

12th ANNUAL WORKSHOP 2016 NVME OVER FABRICS. Presented by Phil Cayton Intel Corporation. April 6th, 2016

H.J. Lu, Sunil K Pandey. Intel. November, 2018

Extending Energy Efficiency. From Silicon To The Platform. And Beyond Raj Hazra. Director, Systems Technology Lab

Installation Guide and Release Notes

Evolving Small Cells. Udayan Mukherjee Senior Principal Engineer and Director (Wireless Infrastructure)

Drive Recovery Panel

Installation Guide and Release Notes

Intel Advisor XE Future Release Threading Design & Prototyping Vectorization Assistant

IXPUG 16. Dmitry Durnov, Intel MPI team

Accelerating Insights In the Technical Computing Transformation

Technology challenges and trends over the next decade (A look through a 2030 crystal ball) Al Gara Intel Fellow & Chief HPC System Architect

Intel s Architecture for NFV

Real World Development examples of systems / iot

Intel tools for High Performance Python 데이터분석및기타기능을위한고성능 Python

Bitonic Sorting. Intel SDK for OpenCL* Applications Sample Documentation. Copyright Intel Corporation. All Rights Reserved

Intel Core TM i7-4702ec Processor for Communications Infrastructure

Intel Software Development Products Licensing & Programs Channel EMEA

Intel Parallel Studio XE 2011 for Windows* Installation Guide and Release Notes

What s P. Thierry

Desktop 4th Generation Intel Core, Intel Pentium, and Intel Celeron Processor Families and Intel Xeon Processor E3-1268L v3

Välkommen. Intel Anders Huge

Bitonic Sorting Intel OpenCL SDK Sample Documentation

Accelerating HPC. (Nash) Dr. Avinash Palaniswamy High Performance Computing Data Center Group Marketing

Intel Xeon Processor E v3 Family

Intel Cluster Checker 3.0 webinar

Risk Factors. Rev. 4/19/11

RE-IMAGINING THE DATACENTER. Lynn Comp Director of Datacenter Solutions and Technologies

Intel Open Network Platform Release 2.0 Hardware and Software Specifications Application Note. SDN/NFV Solutions with Intel Open Network Platform

Ernesto Su, Hideki Saito, Xinmin Tian Intel Corporation. OpenMPCon 2017 September 18, 2017

Intel Core TM Processor i C Embedded Application Power Guideline Addendum

April 2 nd, Bob Burroughs Director, HPC Solution Sales

HPC. Accelerating. HPC Advisory Council Lugano, CH March 15 th, Herbert Cornelius Intel

Intel Desktop Board DZ68DB

6th Generation Intel Core Processor Series

Show Me the Money: Monetization Strategies for Apps. Scott Crabtree moderator

Intel Atom Processor Based Platform Technologies. Intelligent Systems Group Intel Corporation

Intel Parallel Studio XE 2011 SP1 for Linux* Installation Guide and Release Notes

Using Intel VTune Amplifier XE for High Performance Computing

HPCG Results on IA: What does it tell about architecture?

INTEL PERCEPTUAL COMPUTING SDK. How To Use the Privacy Notification Tool

Intel. Rack Scale Design: A Deeper Perspective on Software Manageability for the Open Compute Project Community. Mohan J. Kumar Intel Fellow

Intel Cluster Toolkit Compiler Edition 3.2 for Linux* or Windows HPC Server 2008*

Intel Parallel Studio XE 2015

Intel Atom Processor D2000 Series and N2000 Series Embedded Application Power Guideline Addendum January 2012

Getting Started with Intel SDK for OpenCL Applications

FAST FORWARD TO YOUR <NEXT> CREATION

Running Docker* Containers on Intel Xeon Phi Processors

Bei Wang, Dmitry Prohorov and Carlos Rosales

More performance options

IFS RAPS14 benchmark on 2 nd generation Intel Xeon Phi processor

LIBXSMM Library for small matrix multiplications. Intel High Performance and Throughput Computing (EMEA) Hans Pabst, March 12 th 2015

Contributors: Surabhi Jain, Gengbin Zheng, Maria Garzaran, Jim Cownie, Taru Doodi, and Terry L. Wilmarth

Performance Evaluation of NWChem Ab-Initio Molecular Dynamics (AIMD) Simulations on the Intel Xeon Phi Processor

Mikhail Dvorskiy, Jim Cownie, Alexey Kukanov

Intel Xeon Phi Coprocessor

Memory & Thread Debugger

Lustre Beyond HPC. Presented to the Lustre* User Group Beijing October 2013

Intel Cache Acceleration Software for Windows* Workstation

Re-Architecting Cloud Storage with Intel 3D XPoint Technology and Intel 3D NAND SSDs

Intel Parallel Studio XE 2011 for Linux* Installation Guide and Release Notes

Graphics Performance Analyzer for Android

Intel & Lustre: LUG Micah Bhakti

Enhancing Analysis-Based Design with Quad-Core Intel Xeon Processor-Based Workstations

Parallel Programming Features in the Fortran Standard. Steve Lionel 12/4/2012

Debugging and Analyzing Programs using the Intercept Layer for OpenCL Applications

Using the Intel VTune Amplifier 2013 on Embedded Platforms

Ravindra Babu Ganapathi

Intel Unite Plugin Guide for VDO360 Clearwater

Intel Math Kernel Library (Intel MKL) BLAS. Victor Kostin Intel MKL Dense Solvers team manager

Knights Corner: Your Path to Knights Landing

Intel Xeon Phi Coprocessor Performance Analysis

Intel Desktop Board D945GCLF2

Visualizing and Finding Optimization Opportunities with Intel Advisor Roofline feature. Intel Software Developer Conference London, 2017

Intel vpro Technology Virtual Seminar 2010

MICHAL MROZEK ZBIGNIEW ZDANOWICZ

Tuning Python Applications Can Dramatically Increase Performance

Software Evaluation Guide for WinZip* esources-performance-documents.html

Jackson Marusarz Software Technical Consulting Engineer

Sayantan Sur, Intel. ExaComm Workshop held in conjunction with ISC 2018

Intel Atom Processor E6xx Series Embedded Application Power Guideline Addendum January 2012

The Transition to PCI Express* for Client SSDs

Intel technologies, tools and techniques for power and energy efficiency analysis

Intel Stereo 3D SDK Developer s Guide. Alpha Release

Expressing and Analyzing Dependencies in your C++ Application

Striking the Balance Driving Increased Density and Cost Reduction in Printed Circuit Board Designs

Optimizing Film, Media with OpenCL & Intel Quick Sync Video

Transcription:

High Performance Computing The Essential Tool for a Knowledge Economy Rajeeb Hazra Vice President & General Manager Technical Computing Group Datacenter & Connected Systems Group July 22 nd 2013 1

What You Will Hear From Me Today HPC has become a fundamental capability: Discovery & Insight, Business Transformation, and Data Driven Science HPC needs require unprecedented levels of innovation: Energy Efficiency, Reliability, Parallelism Intel is investing broadly to address future needs: Hardware, Software, Ecosystem, and Regulatory Policy 2

Fundamental to: Discovery and Insight 3 HPC IS THE TO O L FOR UNLO C K I NG THE MYS TE R I E S O F O U R U NIVE R S E

Fundamental to: Transforming Business From Vision to Reality: Designed Without Prototypes! 4 BETTER & MORE FASTER & CHEAPER

Fundamental to: Enabling A Data Driven Science Traditional HPC Big Data HPC DATA Data Driven Model HPC KNOWLEDGE From Observations To Postulates From Postulates To Physical Laws From Physical Laws To Predictions 5 Source: http://www3.imperial.ac.uk/businessschool/programmes/msc-data-science/whatisdatascience T R A N SFO R M I N G DATA I NTO KNOWLEDGE

Jun-05 Dec-05 Jun-06 Dec-06 Jun-07 Dec-07 Jun-08 Dec-08 Jun-09 Dec-09 Jun-10 Dec-10 Jun-11 Dec-11 Jun-12 Dec-12 Jun-13 Total GFLOPS HPC & Intel : Growing With More To Come 250000000 200000000 150000000 100000000 50000000 Top 10 &Top 500 System Growth 0 Top 500 Top 10 Systems are getting larger and Intel s MSS is rising 6 Sources: Intel, Top 500.org

Transforming HPC Compute Storage Fabrics Software ~20% of Top 500 HPC MSS: 84% 80% of Top 500 7 Sources: Top 500.org

Intel: Addressing User And Ecosystem Needs Processors Coprocessors Fabrics Hardware Building Blocks Intel Ethernet Products Focused on Single Thread and Parallel Codes Focused on Highly Parallel and Vectorized Codes Software Building Blocks Linux Open Fabrics Compiler Open SHMEM OpenMPI Intel Cluster Ready Intel OpenMP GCC Compiler Many Others Intel Cilk Plus Systems Customer Reference Boards System Validation Boards Rack Optimized Servers Pedestals & Workstations Software and Services RAID Solutions 8 End Customers POCs, Targeted Services, & Centers of Excellence

While Redefining Compute To Deliver Neo-Heterogeneity at Scale Heterogeneity is here to stay and it can be easy Neo- Heterogeneity = Heterogeneous system with a single programming model IDC Intersect360 Increasing Intel Xeon Phi user preference for future buys IDC: Intel 32%, nvidia: 26% Intersect360: 2011: nvidia 90%, Intel: 36% 2012: nvidia 86%, Intel: 70% 9 Sources: IDC, Intersect360

Fabric Future: Innovation And Integration Processor Cray Fabric IP Fulcrum Qlogic Today Tomorrow Fabric Controller Processor With Integrated Fabric Controller 10-20 GB/s 100 GB/s More Chips = Higher Cost & Lower Density More Chip Crossings = Higher Power Fewer Chips = Lower Cost & Higher Performance & Density Fewer Chip Crossings = Lower Power 10 I NTE GRAT I O N IS T H E G A M E C H A NGER

From Basic Compilers & Libraries to Tools & System Software ` Announced Feb 2013 Intel MPI Library Intel Cilk Plus Intel Threading Building Blocks Intel OpenMP* Intel Math Kernel Library Intel Coarray Fortran Intel Enterprise Edition for Lustre* Software Announced Jun 2013 11

Driving Innovation and Integration Unprecedented Innovations Only Enabled by the Leading Edge Process Technology Math Coprocessor Memory Controller Graphics I/O Controller In Package Memory Integrated Today Coming Tomorrow 12 SYS TE M LE VE L B E NEFITS I N CO S T, POWER, D E NSITY, S C AL A B I L I T Y, & PERFORMANCE

Extending & Expanding HPC s Benefits 20MW, 1 Exaflop 20KW, 1 Petaflop A Supercomputer In a rack! Today s #25 system in a rack! 13 DEMOCRATIZING HPC

Extending & Expanding HPC s Benefits 20MW, 1 Exaflop 20KW, 1 Petaflop A Supercomputer In a rack! Today s #25 system in a rack! 20W, 1 Teraflop 10x the performance of today s tablet with a 2x power increase 2W, 100 Gigaflop 100x the performance of today s phone at the same power 20 mw, 1 Gigaflop 14 HELPING SPONSOR TOMORROW

HPC: Transforming the world of data and information into KNOWLEDGE Intel is taking a system s view and investing broadly to address future needs This decade we will create and extend computing technology to connect and enrich the lives of every person on earth 15

Legal Information INFORMATION IN THIS DOCUMENT IS PROVIDED AS IS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. Intel product plans in this presentation do not constitute Intel plan of record product roadmaps. Please contact your Intel representative to obtain Intel's current plan of record product roadmaps. Intel's compilers may or may not optimize to the same degree for non-intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #20110804 All products, computer systems, dates, and figures specified are preliminary based on current expectations, and are subject to change without notice. Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. Go to: http://www.intel.com/products/processor_number Intel, processors, chipsets, and desktop boards may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available on request. Intel, Intel Xeon, Intel Xeon Phi, Intel Hadoop Distribution, Intel Cluster Ready, Intel OpenMP, Intel Cilk Plus, Intel Threaded Buildiing blocks, Intel Cluster Studio, Intel Parallel Studio, Intel Coarray Fortran, Intel Math Kernal Library, Intel Enterprise Edition for Lustre Software, Intel Composer, the Intel Xeon Phi logo, the Intel Xeon logo and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries. Intel does not control or audit the design or implementation of third party benchmark data or Web sites referenced in this document. Intel encourages all of its customers to visit the referenced Web sites or others where similar performance benchmark data are reported and confirm whether the referenced benchmark data are accurate and reflect performance of systems available for purchase. Other names, brands, and images may be claimed as the property of others. 17 Copyright 2013, Intel Corporation. All rights reserved.