Introduction to CCV and Cadence Virtuoso for Electronic Circuit Simulation

Similar documents
Using Cadence Virtuoso, a UNIX based OrCAD PSpice like program, Remotely on a Windows Machine

Experiment 0: Introduction to Cadence

Basic Analog Simulation in Cadence

AMS 0.18 µm PDK Setup and Cadence Tutorial Contributors

Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial

EE115C Digital Electronic Circuits. Tutorial 2: Hierarchical Schematic and Simulation

Cadence Schematic Tutorial. EEE5320/EEE4306 Fall 2015 University of Florida ECE

CPE/EE 427, CPE 527, VLSI Design I: Tutorial #2, Schematic Capture, DC Analysis, Transient Analysis (Inverter, NAND2)

CS755 CAD TOOL TUTORIAL

ECE 331: Electronics Principles I Fall 2014

Lab 1: Cadence Custom IC design tools- Setup, Schematic capture and simulation

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Andrew Mason and the AMSaC lab group.

The original document link is

Cadence Analog Circuit Tutorial

Cadence Tutorial C: Simulating DC and Timing Characteristics 1

EECE 285 VLSI Design. Cadence Tutorial EECE 285 VLSI. By: Kevin Dick Co-author: Jeff Kauppila Co-author: Dr. Arthur Witulski

Simulation with Verilog-XL

ECE471/571 Energy Efficient VLSI Design Project 2 Cadence Setup and Creation of an Inverter Due Date 11:30 am on Friday, February 2 nd, 2018

Professor Muller Fall 2016 Sameet Ramakrishnan Eric Chang Adapted from prior EE140 and EE141 labs. EE 140/240A Lab 0 Full IC Design Flow

Amplifier Simulation Tutorial. Design Kit: Cadence 0.18μm CMOS PDK (gpdk180) (Cadence Version 6.1.5)

Revision Notes: July2004 Generate tutorial for single transistor analysis. Based on existing schematic entry tutorial developed for ECE410

Remote Access to Unix Machines

CS/EE 5720/6720 Analog IC Design Tutorial for Schematic Design and Analysis using Spectre

Select the technology library: NCSU_TechLib_ami06, then press OK.

This is a brief tutorial about building a Symbol for a Schematic in Cadence IC design tool environment for hierarchical design of schematics.

EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits

CADENCE SETUP. ECE4430-Analog IC Design

EE 330 Fall 2017 Lab 1: Cadence Custom IC design tools - Setup, Schematic capture and simulation

EE 330 Spring 2018 Lab 1: Cadence Custom IC design tools Setup, Schematic capture and simulation

Intro to Cadence. Brady Salz. ECE483 Spring 17

EE 330 Spring Laboratory 2: Basic Boolean Circuits

VLSI Lab Tutorial 1. Cadence Virtuoso Schematic Composer Introduction

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group.

EE4111 Advanced Analog Electronics Design. Spring 2009 Experiment #4 April 6 ~ April 17

Tutorial on getting started in Cadence. Advanced Analog Circuits Spring 2015 Instructor: Prof. Harish Krishnaswamy TA: Jahnavi Sharma

Cadence Virtuoso Simulation of a pixel

Cadence Inverter Transistor Sizing Tutorial Cadence Inverter Ocean Introduction Cadence Inverter Corners Tutorial Cadence Inverter VerilogA Tutorial

Cadence Tutorial: Schematic Entry and Circuit Simulation of a CMOS Inverter

Laboratory 3. EE 342 (VLSI Circuit Design) - Using Spectre netlist and Calculator for simulation

TUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION

S Exercise 1C Testing the Ring Oscillator

Advanced Design System IFF Schematic Translation for Cadence

Cadence Tutorial. Introduction to Cadence 0.18um, Implementation and Simulation of an inverter. A. Moradi, A. Miled et M. Sawan

DC Circuit Simulation

Cadence IC Design Manual

Cadence Tutorial 2: Layout, DRC/LVS and Circuit Simulation with Extracted Parasitics

Figure 1: ADE Test Editor

Start Up and Shutdown Procedures (Unix)

ANALOG MICROELECTRONICS ( A)

Install & First Time Setup Guide

Virtuoso Schematic Composer VHDL Interface. VHDL In for Design Framework II:

Polarion Trial Installation 17.2

DRC and LVS checks using Cadence Virtuoso Version 3.0

Alfred Sargezi & Zain Ali. AMS Group - San Jose State University ams.sjsu.edu

Design rule illustrations for the AMI C5N process can be found at:

Virtuoso Layout Editor

Lab 1: An Introduction to Cadence

kurguide Documentation

PSpice Tutorial. Physics 160 Spring 2006

DRC and LVS checks using Cadence Virtuoso Version 2.0

Cadence Tutorial D: Using Design Variables and Parametric Analysis Document Contents Introduction Using Design Variables Apply Apply

ELEC 301 Lab 2: Cadence Basic

Lab 1: Analysis of DC and AC circuits using PSPICE

How to SSH to nice.fas.harvard.edu from Windows

Android Studio Setup Procedure

Running Sentaurus on the DOE Network

Client Setup Manual (Thunderbird) Version 1.0

ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS)

Fall 2008: EE5323 VLSI Design I using Cadence

EEC 116 Fall 2011 Lab #1 Cadence Schematic Capture and Layout Tutorial

Installing Dolphin on Your PC

How to Get Started. Figure 3

VPS instruction. Connecting to the Remote Desktop. Dear Client,

WA1827 Cloud Programming Workshop. Classroom Setup Guide. Web Age Solutions Inc. Copyright Web Age Solutions Inc. 1

Laboratory 6. - Using Encounter for Automatic Place and Route. By Mulong Li, 2013

Lab 2: Functional Simulation Using. Affirma Analog Simulator

What you will need. 1 P a g e

Stratigraphy Modeling Horizon Coverages

EECS 1710 SETTING UP A VIRTUAL MACHINE (for EECS labs)

ENCM 339 Fall 2017: Editing and Running Programs in the Lab

Universal Function. How to build an Universal Function with beas Usability Extension. Beas Tutorial. Boyum Solutions IT A/S

Virtuoso Schematic Composer

EE 330 Laboratory Experiment Number 11

CPE/EE 427, CPE 527, VLSI Design I: Tutorial #1, Full Custom VLSI (inverter layout)

Lab 1: Accessing the Linux Operating System Spring 2009

ECGR 4101/5101, Fall 2016: Lab 1 First Embedded Systems Project Learning Objectives:

ECE471/571 Energy Ecient VLSI Design

Client Configuration Guide

Interlink Express Desktop Printing Service Installation Guide

ECE 425: Introduction to VLSI System Design Machine Problem 0 Due: Friday 11:59pm, Sep. 15th, 2017

OrCad & Spice Tutorial By, Ronak Gandhi Syracuse University

Running the Vortex Demo

Specimen Label Template Implementation Requirements, Installation, and Use

i2b2 Workbench Developer s Guide: Eclipse Neon & i2b2 Source Code

EECS 627, Lab Assignment 3

Installing the Management Software

Table of Contents HOL-SDC-1422

EE 140/240A - Full IC Design Flow Tutorial

WA2583 React JavaScript Programming. Classroom Setup Guide. Web Age Solutions Inc.

Introduction to laboratory exercises in Digital IC Design.

Transcription:

Introduction to CCV and Cadence Virtuoso for Electronic Circuit Simulation Introduction ENGN1600 will be using the Cadence Virtuoso software suite for its circuit design and SPICE components. Part of the assignments and labs will include designing simple circuits with standard MOSFET components, then simulating their output characteristics in SPICE (or Spectre, which is Cadence s alternative to SPICE). SPICE, or Simulation Program with Integrated Circuit Emphasis, is a program that takes in a circuit in list form, indicating what devices, voltage sources, etc. are included in the circuit, and where they connect. It then applies models for each component, which tell the program how components such as MOSFETS are expected to behave. Finally, it runs whatever analyses you have specified on that circuit, for example: output voltage as a function of capacitance for one of the capacitors in the circuit; or gain as a function of frequency. This tutorial will assume no prior knowledge of the CCV cluster, VNC, UNIX, Cadence, or SPICE. If it feels slow to you, feel free to skip what you already know. This tutorial is only intended to get you started with Cadence and SPICE. Additional tutorials will be made available as necessary. Getting Started with CCV By now you should have received a piece of paper with a username and password. This will allow you to log into the Computation and Visualization cluster network at Brown, where Cadence is being hosted. A link to the full CCV user manual is included in the reference section at the end of the tutorial. You will be able to connect from the engineering computers or your personal computer, but know that you do need an active internet connection to do any work. The connection is made through VNC, a program which gives you access to a desktop on a remote computer. The computers in the engineering lab have been set up with the CCV VNC client. You should be able to find the client in the start menu. If you need to download the client for your own use, or for use in the electronics lab, you can find the client here: https://www.ccv.brown.edu/technologies/vnc. DOWNLOAD THE LATEST VERSION (1.7b). Note: You will need to have the most recent version of Java JDK or JRE installed on your machine to run the client. A link to download these as well as full instructions are provided on the VNC download page (link above). Once the Java JDK or JRE are installed. Simply extract the standalone executable from the zip file and run it. 1 Last update: Powell/Bahar, 9/5/2016

The first window you will see should look like the image below. Type in your username, provided at the top of the sheet handed out in class, and press connect. You will likely see a window warning you about host authenticity. Press yes. You will be asked for your password. If logging in for the first time, enter the password provided on the same sheet as your username. You will be able to change this later. Hit OK. You will be asked to select your resolution and CPU/memory options. I would recommend selecting the largest resolution that is still smaller than your total monitor resolution (for the electronics lab monitors, 2 Last update: Powell/Bahar, 9/5/2016

1024x768). For ENGN1600, you should not need to use more than 1 CPU and 3GB of memory. Press OK. After a few moments, you should be connected, and will see the following screen if it is the first time you are logging in. Choose Use default config. Launching the UNIX Terminal and Cadence In Unix, your most useful tool is the terminal. This gives you command line access to all of your programs and files, as well as configuration options. A shortcut to the terminal is located on the dock, or in the applications menu. 3 Last update: Powell/Bahar, 9/5/2016

You should be able to do everything necessary for ENGN1600 without extensive knowledge of how to use a Unix terminal, or shell, but if you re interested, check the references at the end of the tutorial for a quick guide you can start out with. For now, please do not change your password. Once we have confirmed that it is safe to change your password, we will send out instructions on how to do so. Before launching Cadence you need to copy the script we will use to run it. From inside your home directory type cp /gpfs/runtime/opt/cadence/shared/freepdk45/run_cadence.sh. Next, we ll launch Cadence. Type./run_cadence.sh After a few moments, you should see a splash screen, and then a window titled Virtuoso 6.1.6-64b This is the main window for Cadence. Closing it will exit the program. If a What s New window pops 4 Last update: Powell/Bahar, 9/5/2016

up, you can close it. From the menu in Virtuoso, click ToolsLibrary Manager - this will launch the library manager, your main starting place for any work you need to do. The Library Manager All the files you will need for ENGN1600 can be found in the Library Manager. The manager consists of three menus: Library, Cell, and View. Each library contains some number of cells, which can be devices, test circuits, or whole designs. Some useful libraries are: NCSU_CellLib_FreePDK45 and NCSU_Devices_FreePDK45: These libraries consist of 45nm integrated CMOS devices and circuits for ENGN1600. US_8ths consists of templates for your schematic, if you want to add a title block and grid for printing purposes. These cells will not change the functionality of your circuit. analoglib contains analog circuit components primarily needed for ENGN1620.. The basic library also contains components like voltage supplies, grounds, etc. You can use parts from either analoglib or basic, but I highly recommend remaining consistent within your circuits (i.e., don't use the VDD cell from basic and also the vdd from analoglib). demolib contains a number of demo circuits constructed for ENGN1620 that you can use as references when creating your own circuits. 5 Last update: Powell/Bahar, 9/5/2016

(Note that each library is actually a directory. For those slightly more familiar with Linux, your userlibrary is located in ~/userlibrary/.) Also note that each cell can have multiple views. For example, an opamp cell could have a schematic view showing the internal circuitry controlling the opamp, as well as a symbol view showing only the opamp triangle with input and output terminals for inserting into another circuit. You would generally add symbol views of other cells into your schematics. For a few examples of various views, check out the various views each cell in the sample library has. References/Other Useful Sources The full CCV user manual and documentation: https://www.ccv.brown.edu/support A quick and dirty introduction to some common UNIX terminal commands. The commands under Files and Directories are the most useful. http://cs.brown.edu/courses/bridge/1998/res/unixguide.html A very good reference on SPICE commands: http://www.seas.upenn.edu/~jan/spice/spice.overview.html 6 Last update: Powell/Bahar, 9/5/2016