SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) UNIT-I

Similar documents
PART A (22 Marks) 2. a) Briefly write about r's complement and (r-1)'s complement. [8] b) Explain any two ways of adding decimal numbers.

COMPUTER ORGANIZATION AND ARCHITECTURE

CHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY COMPUTER ARCHITECURE- III YEAR EEE-6 TH SEMESTER 16 MARKS QUESTION BANK UNIT-1

Course Description: This course includes concepts of instruction set architecture,

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

INTELLIGENCE PLUS CHARACTER - THAT IS THE GOAL OF TRUE EDUCATION UNIT-I

Honorary Professor Supercomputer Education and Research Centre Indian Institute of Science, Bangalore

SYLLABUS. osmania university CHAPTER - 1 : REGISTER TRANSFER LANGUAGE AND MICRO OPERATION CHAPTER - 2 : BASIC COMPUTER

2. (a) Compare the characteristics of a floppy disk and a hard disk. (b) Discuss in detail memory interleaving. [8+7]

COURSE DESCRIPTION. CS 232 Course Title Computer Organization. Course Coordinators

SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR

COURSE STRUCTURE AND SYLLABUS APPROVED IN THE BOARD OF STUDIES MEETING HELD ON JULY TO BE EFFECTIVE FROM THE ACADEMIC YEAR

R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

JNTUWORLD. 1. Discuss in detail inter processor arbitration logics and procedures with necessary diagrams? [15]

UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan

END-TERM EXAMINATION

Scheme G. Sample Test Paper-I

Computer organization and architecture UNIT-I 2 MARKS

Instruction Register. Instruction Decoder. Control Unit (Combinational Circuit) Control Signals (These signals go to register) The bus and the ALU

QUESTION BANK UNIT-I. 4. With a neat diagram explain Von Neumann computer architecture

Digital logic fundamentals. Question Bank. Unit I

Computer Organization

DE Solution Set QP Code : 00904

SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

The functional block diagram of 8085A is shown in fig.4.1.

SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR

Hours / 100 Marks Seat No.

COA. Prepared By: Dhaval R. Patel Page 1. Q.1 Define MBR.

Computer Architecture and Organization:

Microprocessors/Microcontrollers

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Discrete Mathematical Structures. Answer ONE question from each unit.

QUESTION BANK CS2252 MICROPROCESSOR AND MICROCONTROLLERS

MaanavaN.Com CS1202 COMPUTER ARCHITECHTURE

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

DIRECTORATE OF DISTANCE EDUCATION COMPUTER ORGANIZATION AND ARCHITECTURE/INTRODUCTION TO COMPUTER ORGANIZATION AND ARCHITECTURE

EC 6504 MICROPROCESSOR AND MICROCONTROLLER

INTRODUCTION OF MICROPROCESSOR& INTERFACING DEVICES Introduction to Microprocessor Evolutions of Microprocessor

CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

Microprocessors and Microcontrollers. Assignment 1:

DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER.

2 MARKS Q&A 1 KNREDDY UNIT-I

DC57 COMPUTER ORGANIZATION JUNE 2013

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS PART-A (2 MARKS)

R10. II B. Tech I Semester, Supplementary Examinations, May


Computer Organization

Computer Architecture: Part III. First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University

Computer Architecture

DIGITA L LOGIC AND COMPUTER ORGA NIZATION

CS6303-COMPUTER ARCHITECTURE UNIT I OVERVIEW AND INSTRUCTIONS PART A

Chapter 4. Combinational Logic

Sunday, April 25, 2010

Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

Final Exam Review. b) Using only algebra, prove or disprove the following:

SIDDHARTH INSTITUTE OF ENGINEERING AND TECHNOLOGY :: PUTTUR (AUTONOMOUS) Siddharth Nagar, Narayanavanam Road QUESTION BANK

CS2253 COMPUTER ORGANIZATION AND ARCHITECTURE 1 KINGS COLLEGE OF ENGINEERING DEPARTMENT OF INFORMATION TECHNOLOGY

In this tutorial, we will discuss the architecture, pin diagram and other key concepts of microprocessors.

Darshan Institute of Engineering & Technology for Diploma Studies Unit - 1

Hardware Design I Chap. 10 Design of microprocessor

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS

3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0

(ii) Simplify and implement the following SOP function using NOR gates:

VALLIAMMAI ENGINEERING COLLEGE

EC6504 MICROPROCESSOR AND MICROCONTROLLER QUESTION BANK UNIT I - THE 8086 MICROPROCESSOR PART A

Chapter 2 Logic Gates and Introduction to Computer Architecture

SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

EE 3170 Microcontroller Applications

5 Computer Organization

1. Draw general diagram of computer showing different logical components (3)

Reader's Guide Outline of the Book A Roadmap For Readers and Instructors Why Study Computer Organization and Architecture Internet and Web Resources

Computer Organization and Microprocessors SYLLABUS CHAPTER - 1 : BASIC STRUCTURE OF COMPUTERS CHAPTER - 3 : THE MEMORY SYSTEM

VALLIAMMAI ENGINEERING COLLEGE

C86 80C88 DS-186

Microcomputer Architecture and Programming

UNIT I Java Bean, HTML & Javascript

2. List the five interrupt pins available in INTR, TRAP, RST 7.5, RST 6.5, RST 5.5.

DHANALAKSHMI SRINIVASAN INSTITUTE OF RESEARCH AND TECHNOLOGY. Department of Computer science and engineering

Module 5 - CPU Design

SIDDHARTH INSTITUTE OF ENGINEERING AND TECHNOLOGY :: PUTTUR (AUTONOMOUS) Siddharth Nagar, Narayanavanam Road QUESTION BANK

INPUT-OUTPUT ORGANIZATION

Computer Architecture: Part V. First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

Architecture of 8085 microprocessor

ADVANCED COMPUTER ARCHITECTURE TWO MARKS WITH ANSWERS

SYLLABUS UNIT - I 8086/8088 ARCHITECTURE AND INSTRUCTION SET

M. Sc (CS) (II Semester) Examination, Subject: Computer System Architecture Paper Code: M.Sc-CS-203. Time: Three Hours] [Maximum Marks: 60

MICROPROCESSORS & MICRO CONTROLLER COLLEGE OF ENGINEERING DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING QUESTION BANK

Injntu.com Injntu.com Injntu.com R16

UNIT I Introduction to Design Patterns

Fundamentals of Computer Organization and Design Errata. Sivarama P. Dandamudi School of Computer Science Carleton University

UNIT I BASIC STRUCTURE OF COMPUTERS Part A( 2Marks) 1. What is meant by the stored program concept? 2. What are the basic functional units of a

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING QUESTION BANK

EC 6504 Microprocessor and Microcontroller. Unit II System Bus Structure

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF COMPUTER SCIENCE ENGINEERING

ECE 341 Midterm Exam

History and Basic Processor Architecture

CHAPTER 5 : Introduction to Intel 8085 Microprocessor Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY

Interconnecting Components

EEL 4744C: Microprocessor Applications. Lecture 7. Part 1. Interrupt. Dr. Tao Li 1

Transcription:

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK (DESCRIPTIVE) Subject with Code : CO (16MC802) Year & Sem: I-MCA & I-Sem Course & Branch: MCA Regulation: R16 UNIT-I Number Systems and Computer Arithmatic 1. a. Explain number base conversions with suitable examples. [5M] b. Explain the flip-flops in detail. [5M] 2. Describe the following a. Gray code [3M] b. BCD code [4M] c. Ex-3 code [3M] 3. a. How to simplify the Boolean expressions explains with suitable examples. [5M] b. Explain combinational circuits. [5M] 4. a. Explain sequential circuits. [5M] b. Describe K-maps with don t care conditions [5M] 5. Briefly explain the following. a. Decoders [4M] b. Multiplexers [4M] c. Error detecting codes. [2M] 6. a. Explain adders briefly [5M] b. Describe binary multiplication with suitable examples [5M] 7. a. Describe the importance of encoders [5M] b. Describe floating point representation [5M] 8. a. What is BCD code write the conversion steps of BCD to binary code? [6M] b. Explain logical operations [4M] 9. a. Explain JK flip-flop and Tigger flip-flop. [5M] b. Explain logical gates with their circuit diagrams. [5M] 10. a. Explain octal to binary conversions with suitable example. [5M] b. Describe full adder and its circuit diagram. [5M] COMPUTER ORGANIZATION Page 1

UNIT-II Memory Organization and Micro Programmed Control 1. a. Explain the Memory Hierarchy in detail. [5M] b. Describe Cache Memory and its futures. [5M] 2. a. What is Main Memory and explain it advantages. [5M] b. Explain ROM Chip with neat diagram. [5M] 3. a. Explain Memory Address Map in detail. [5M] b. What is associative mapping? [5M] 4. a. Explain ROM and RAM. [5M] b. Describe the importance of direct mapping. [5M] 5. a. Describe Memory contention to CPU. [5M] b. Explain set-associate mapping. [5M] 6. a. Describe the virtual Memory [5M] b. Explain how to control memory. [5M] 7. a. Explain address sequencing. [5M] b. Describe the design of control unit [5M] 8. a. What is hard wired control and explain it? [5M] b. Briefly explain memory organization [5M] 9. a. What is Micro programming explain with suitable examples? [6M] b. Differentiate between cache memory and virtual memory. [4M] 10. a. Briefly explain the micro programmed control. [6M] b. Explain Auxiliary memory. [4M] COMPUTER ORGANIZATION Page 2

UNIT-III Basic CPU Organization 8086 Assembly Language Instructions 1. a. Explain Basic CPU Organization. [5M] b. Describe assembler directives. [5M] 2. a. Design Intel-8086 CPU architecture. [5M] b. Explain zero instruction formats. [5M] 3. a. Explain different types of address instructions. [5M] b. Describe code segment registers? [5M] 4. a. Explain Intel 8086 assembler. [6M] b. Describe the addressing modes. [4M] 5. a. Explain the generation of physical address. [5M] b. Describe the importance of address instructions. [5M] 6. a. Describe data transfer instructions [5M] b. Explain shift and rotate instructions. [5M] 7. a. What is address transfer and explain it clearly? [7M] b. Describe the Flag transfer. [3M] 8. a. Explain arithmetic and logical instructions? [5M] b. Describe conditional and unconditional transfer. [5M] 9. a. Describe interrupts and its control instructions? [5M] b. Explain assembly language instructions. [5M] 10. a. What is process and process control instructions? [4M] b. Explain Programming with assembly language instructions. [6M] COMPUTER ORGANIZATION Page 3

UNIT-IV Input Output Organization 1. a. Explain the importance of peripheral devices. [5M] b. Describe assembler directives. [5M] 2. a. Describe the input- output interface. [5M] b. What is I/O bus explain them? [5M] 3. a. Describe I/O versus memory bus. [5M] b. Explain I/O bus and interface modules? [5M] 4. a. What is interrupt and explain with suitable example? [5M] b. Describe the isolated versus memory. [5M] 5. a. Describe I/P organization. [5M] b. Explain programmed I/O. [5M] 6. a. Explain interrupt initiated I/O. [5M] b. What is DMA and explain it. [5M] 7. a. Explain priority interrupts daisy chaining methods. [6M] b. How the DMA controller works? [4M] 8. a. Describe interrupt cycle? [5M] b. Explain DMA transfer. [5M] 9. a. Explain I/O processor? [5M] b. Describe the parallel priority. [5M] 10. a. Describe the IOP communication? [5M] b. Explain what DMA-DMA control is? [5M] COMPUTER ORGANIZATION Page 4

UNIT-V Pipeline and Vector Processing, Multi Processor 1. a. What is parallel processing? [5M] b. Explain RISC pipeline. [5M] 2. a. Describe pipelining. [5M] b. Explain the Characteristics of multi-processor. [5M] 3. a. What is arithmetic pipeline and explain it clearly? [5M] b. Explain Interconnection structures? [5M] 4. a. Describe Instruction pipeline. [5M] b. What is Inter processor arbitration? [5M] 5. a. Explain inter processor communication. [5M] b. Describe the vector processing. [5M] 6. a. Explain the importance of multiprocessor. [5M] b. What is pipeline processing? [5M] 7. a. Describe the inter connection structures. [5M] b. Explain array processors. [5M] 8. a. What is synchronization explain it clearly? [5M] b. Differentiate instruction RISC pipeline. [5M] 9. a. Explain cache coherence? [5M] b. Describe the importance of vector processing. [5M] 10. a. Explain shared memory multiprocessors? [5M] b. Describe the inter processor communication. [5M] Prepared by A Swaruparani, Associate Professor, Department of MCA COMPUTER ORGANIZATION Page 5