Using Cadence Virtuoso, a UNIX based OrCAD PSpice like program, Remotely on a Windows Machine

Similar documents
Cadence Analog Circuit Tutorial

Revision Notes: July2004 Generate tutorial for single transistor analysis. Based on existing schematic entry tutorial developed for ECE410

Lab 1: Cadence Custom IC design tools- Setup, Schematic capture and simulation

Cadence Schematic Tutorial. EEE5320/EEE4306 Fall 2015 University of Florida ECE

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Andrew Mason and the AMSaC lab group.

ECE 331: Electronics Principles I Fall 2014

CS755 CAD TOOL TUTORIAL

Basic Analog Simulation in Cadence

DC Circuit Simulation

Cadence Tutorial: Schematic Entry and Circuit Simulation of a CMOS Inverter

VLSI Lab Tutorial 1. Cadence Virtuoso Schematic Composer Introduction

Tutorial on getting started in Cadence. Advanced Analog Circuits Spring 2015 Instructor: Prof. Harish Krishnaswamy TA: Jahnavi Sharma

Experiment 0: Introduction to Cadence

EE4111 Advanced Analog Electronics Design. Spring 2009 Experiment #4 April 6 ~ April 17

Figure 1: ADE Test Editor

Lab 1: Analysis of DC and AC circuits using PSPICE

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group.

Select the technology library: NCSU_TechLib_ami06, then press OK.

CPE/EE 427, CPE 527, VLSI Design I: Tutorial #2, Schematic Capture, DC Analysis, Transient Analysis (Inverter, NAND2)

Getting started. Starting Capture. To start Capture. This chapter describes how to start OrCAD Capture.

Click on the SwCAD III shortcut created by the software installation.

The original document link is

EECE 285 VLSI Design. Cadence Tutorial EECE 285 VLSI. By: Kevin Dick Co-author: Jeff Kauppila Co-author: Dr. Arthur Witulski

Virtuoso Schematic Composer

PSpice Tutorial. Physics 160 Spring 2006

Cadence Virtuoso Simulation of a pixel

Cadence Tutorial. Introduction to Cadence 0.18um, Implementation and Simulation of an inverter. A. Moradi, A. Miled et M. Sawan

Lab 2: Functional Simulation Using. Affirma Analog Simulator

CS/EE 5720/6720 Analog IC Design Tutorial for Schematic Design and Analysis using Spectre

ELEC 301 Lab 2: Cadence Basic

1. INTRODUCTION. PSpice with OrCAD Capture (release 16.6 edition)

Amplifier Simulation Tutorial. Design Kit: Cadence 0.18μm CMOS PDK (gpdk180) (Cadence Version 6.1.5)

EE115C Digital Electronic Circuits. Tutorial 2: Hierarchical Schematic and Simulation

How to Get Started. Figure 3

Cadence Tutorial C: Simulating DC and Timing Characteristics 1

Introduction to CCV and Cadence Virtuoso for Electronic Circuit Simulation

TUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION

Intro to Cadence. Brady Salz. ECE483 Spring 17

EE 330 Spring 2018 Lab 1: Cadence Custom IC design tools Setup, Schematic capture and simulation

Cadence IC Design Manual

SOUTHERN POLYTECHNIC S. U.

Using PSpice to Simulate Transmission Lines K. A. Connor Summer 2000 Fields and Waves I

EE 330 Fall 2017 Lab 1: Cadence Custom IC design tools - Setup, Schematic capture and simulation

AMS 0.18 µm PDK Setup and Cadence Tutorial Contributors

Orcad Tutorial: Oscillator design and Simulation Schematic Design and Simulation in Orcad Capture CIS Full Version

DOWNLOAD PDF CADENCE WAVEFORM CALCULATOR USER GUIDE

Cadence Tutorial 2: Layout, DRC/LVS and Circuit Simulation with Extracted Parasitics

GETTING STARTED WITH ADS

EE 210 Lab Assignment #2: Intro to PSPICE

S Exercise 1C Testing the Ring Oscillator

CADENCE SETUP. ECE4430-Analog IC Design

OrCad & Spice Tutorial By, Ronak Gandhi Syracuse University

PSpice with Orcad 10

1. Working with PSpice:

ELEC451 Integrated Circuit Engineering Using Cadence's Virtuoso Layout Editing Tool

Microelectronica. Full-Custom Design with Cadence Tutorial

Virtuoso Layout Editor

Getting Started with Orcad Lite, Release 9.2

Setting up an initial ".tcshrc" file

Lesson 18: Creating a Hierarchical Block

ECE471/571 Energy Efficient VLSI Design Project 2 Cadence Setup and Creation of an Inverter Due Date 11:30 am on Friday, February 2 nd, 2018

EECS 211 CAD Tutorial. 1. Introduction

There are three windows that are opened. The screen that you will probably spend the most time in is the SCHEMATIC page.

Professor Muller Fall 2016 Sameet Ramakrishnan Eric Chang Adapted from prior EE140 and EE141 labs. EE 140/240A Lab 0 Full IC Design Flow

Lesson 14: Property Editor

EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits

Design rule illustrations for the AMI C5N process can be found at:

Experiment 1 Electrical Circuits Simulation using Multisim Electronics Workbench: An Introduction

Copyright 2008 Linear Technology. All rights reserved. Getting Started

You can use the WinSCP program to load or copy (FTP) files from your computer onto the Codd server.

HOWTO Make an Initial Connection to the Office Anywhere Desktop using a Windows 7 based PC v1

Introduction to PSpice

How to Start with Cadence ECE721 Project. Instructor: Prof. Steve Bibyk Prepared by: Golsa Ghiaasi Hafezi Spring 2005 Ohio State University

Introduction to Proteus

Simulation examples Chapter overview

Exercise 1. Section 2. Working in Capture

ECEN 474 Homework #2 Notes

EE 330 Laboratory 3 Layout, DRC, and LVS Fall 2015

Laboratory 3. EE 342 (VLSI Circuit Design) - Using Spectre netlist and Calculator for simulation

Introduction to laboratory exercises in Digital IC Design.

CPE/EE 427, CPE 527, VLSI Design I: Tutorial #1, Full Custom VLSI (inverter layout)

Figure 1: PSpice symbol for a trim pot.

Lesson 17: Building a Hierarchical Design

Setting up the IBM 65nm libraries in Cadence 6.1

SCHEMATIC1 SCHEMATIC2 SCHEMATIC1 SCHEMATIC2 SCHEMATIC3 PAGE1 PAGE2 PAGE3 PAGE1 PAGE1 PAGE2 PAGE1 PAGE1 PAGE2

TUTORIAL SESSION Technical Group Hoda Najafi & Sunita Bhide

Virtuoso Schematic Composer VHDL Interface. VHDL In for Design Framework II:

Firewalls can prevent access to the Unix Servers. Please make sure any firewall software or hardware allows access through Port 22.

Lab 1: An Introduction to Cadence

Active Power Programmer Instructions

This is a brief tutorial about building a Symbol for a Schematic in Cadence IC design tool environment for hierarchical design of schematics.

Chapter 4 Determining Cell Size

Navigate to Cognos Cognos Analytics supports all browsers with the exception of Microsoft Edge.

Lesson 2: DC Bias Point Analysis

Lesson 12: Preparing for Post Processing

PSpice Simulation Using isppac SPICE Models and PAC-Designer

VLSI Lab Tutorial 3. Virtuoso Layout Editing Introduction

Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial

More information can be found in the Cadence manuals Virtuoso Layout Editor User Guide and Cadence Hierarchy Editor User Guide.

Advanced Design System IFF Schematic Translation for Cadence

Transcription:

Using Cadence Virtuoso, a UNIX based OrCAD PSpice like program, Remotely on a Windows Machine A. Launch PuTTY. 1. Load the Saved Session that has Enable X11 forwarding and the Host Name is cvl.ece.vt.edu. a. In the left image, the changes were made to the Default Settings session. In the right image, a session called CVL was saved, which has Enable X11 forwarding and the Host Name is cvl.ece.vt.edu. b. If you did not save these settings when you set up the remote access, follow the steps 1c e listed in the Remote Access.docx. 2. Click Open. B. A terminal emulator window will open. 1. Type in your CVL user name and hit Enter. a. If you do not have a CVL account with user name and password, please go to the CVL main page. Click on CVL Accounts under Getting Started and follow the instructions from there. 2. Type in your CVL password and hit Enter.

C. Once logged in, do the following to launch, Virtuoso, the Unix version of PSpice: 1. Type Cadence on the next line and hit Enter. 2. Type icfb on the next line and hit Enter.

a. If an error message appears, type exit and then close PuTTY by typing logout. Run startxwin.bat. Then, restart from the beginning of these instructions. 3. Shortly afterwards, an image with will pop up and then disappear indicating that the Cadence Virtuoso has been launched. 4. Almost immediately after this, two cygwin windows will open automatically. One is the Log (a Command Interpreter Window) and the second is What s New. Keep the Log window open. You may close the What s New window. 5. In the Log window, click on Tools and select Library Manager.

6. The Library Manager pop up window contains a list of all of the parts libraries. You can make new libraries as you import PSpice models from the web, generate new device models yourself, or form a library using the parts available in the other existing libraries as you draw a new circuit schematic.

a. To create a new library, i. Select File New Library. ii. Enter the name you wish to use for the library in the Name field iii. Click OK. a. The name will now show up on the list in the Library Manager window. iv. In the Technology File for New Library window that will now appear, select the option Don t need a techfile and click OK. a. The Technology File window will then close.

7. Open a Cell View in one of two ways a. Technique 1: i. Click on one of the names in the list of libraries in the Library Manager. The name should now appear in the box directly under the word Library. ii. iii. iv. Next, select File New Cell View. Create New Cell View window opens. a. Type a name into the box named Cell Name, which is outlined in red. b. Select Composer-Schematic in the box by Tool if it is not the default. c. Click OK. In the Library Manager window, the box under Cell has been filled with the Cell Name entered in step 7.a.iii. a. and schematic has been written in the large box under View. b. Technique 2: will be described at some later date. 8. Virtuoso@ Schematic Editing window is launched. a. To add a component to the schematic, go to Add Instance on the upper toolbar or click on the DIP package icon on the left side of the window.

b. The Add Instance window will open. c. Click on Browse in the Add Instance window to select the Library in the Library Browser window that now opens that contains the part that you want to add to the schematic. Most of the parts that will be used in ECE 2074 and 3074 are in analoglib. i. Click on the part from the list that is in the large box under Cell.

ii. a. res is a resistor, cap is a capacitor, ind is an inductor, gnd is ground. Click on symbol in the list that then opens in the large box under View. d. Alternatively, you can type the part name into the box to the right of Cell in the Add Instance window to call the part from the library selected and type symbol into the box to the right of View. i. The part name is case sensitive. e. The Add Instance window should expand to include boxes where you can Name the component and enter values for its properties, such as its resistance if you have selected res.

f. Now move your mouse on to schematic in the Virtuoso Schematic Editing window. The symbol of the part that you selected should appear.

i. Right click to rotate the symbol. ii. Left click to place it on the schematic. a. To rotate a part after it has been placed, you can either select the component by clicking and press r or you select the component and select Edit Rotate b. To change the value of a part after it has been place, click on the symbol section of the part once. A box should appear around the part. Then, click on the Properties icon or select Edit Properties Object, or press the q key. The Edit Object Properties window will open. After modifying the part s properties, close the Edit Object Properties window.

iii. iv. Additional parts of the same type may be added to the schematic by continuing to left click. Click the Esc key on your keyboard to end the placement of a part or close the Add Instance window. g. To wire the part, click on the narrow wire icon or select Wire (narrow) from the list on Add in the upper toolbar. h. To save your design, click on the Save or the Check and Save icons. Alternatively, you can select Design Save or Design Check and Save on the upper toolbar. i. The Check and Save option will check your design for any errors or warnings that may be present. You will be notified of errors by a visual indicator within your design as well as the error or warnings information within the Log window. If you created your schematic properly, you should see the following message in the CIW window shown here. a. If there are errors, you will see small flashing squares within the schematic editing window. Read the error and warning messages in the Log window and the correct the errors/warnings as necessary. b. Once correct, check and save your design by selecting Design Check and Save or the Check and Save icon.

i. To run a simulation, you first have to select Tools Analog Environment in the Virtuoso Schematics Editing window. i. In the Analog Environment window, select Setup Simulator/Directory/Host. a. In the Choosing Simulator/Directory Host window, select the Simulator as spectres. Note that the default is spectre; however, this simulator currently does not run properly. b. Make sure that the Project Directory is ~/cadence/simulation. c. Click on the OK button. d. If you are prompted to Save Current State, select Yes and enter the state name as state1. ii. Back in the Analog Environment, select Analyses Choose. a. In the Choosing Analyses window, click on the type of analysis that you want to run and then complete the boxes required for that analysis and then click Enabled at the lower left corner of this window. Click OK if this is the only analysis that you would like to run. Otherwise, click Apply and then select the additional analyses to be performed. i. If you chose the dc or ac analysis, which are equivalent to the DC or AC Sweep in OrCAD PSpice and you chose to sweep a Component Parameter, you will then have to Select Component. Click on this button and then click on the component symbol in the Virtuoso Schematics Editing window.

b. Chose the Component Parameter that you would like to vary during the simulation by clicking to highlight it in the Select Component Parameter pop up window. Then click OK.

c. A list of the analyses that you have selected appear in the Analog Design Environment window. d. To identify which outputs should be plotted at the end of the simulation, click on Outputs To Be Plotted Select On

Schematic in the Analog Design Environment window. Go to Virtuoso Schematics Editing and click on the nodes where you would like the voltages and currents displayed in the output plot. A list of these nodes will appear in the Analog Design Environment window. e. To run the simulation, select Simulation Run on the upper toolbar of the Analog Design Environment window or click on the icon on the right. A plot of the outputs should be displayed at the end of the simulation.