CprE 281: Digital Logic

Similar documents
Chapter 2. Boolean Expressions:

CprE 281: Digital Logic

Review: Standard forms of expressions

CprE 281: Digital Logic

Chapter 3. Gate-Level Minimization. Outlines

A B AB CD Objectives:

S1 Teknik Telekomunikasi Fakultas Teknik Elektro FEH2H3 2016/2017

QUESTION BANK FOR TEST

Incompletely Specified Functions with Don t Cares 2-Level Transformation Review Boolean Cube Karnaugh-Map Representation and Methods Examples

Chapter 2 Combinational Logic Circuits

ELCT201: DIGITAL LOGIC DESIGN

Combinational Logic Circuits Part III -Theoretical Foundations

Slide Set 5. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

Digital Logic Lecture 7 Gate Level Minimization

CMPE223/CMSE222 Digital Logic

DKT 122/3 DIGITAL SYSTEM 1

ELCT201: DIGITAL LOGIC DESIGN

Points Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map

Karnaugh Map (K-Map) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using K-map

Specifying logic functions

Gate Level Minimization Map Method

Chapter 2 Combinational

ECE380 Digital Logic

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

Digital Circuits ECS 371

Chapter 6. Logic Design Optimization Chapter 6

EEE130 Digital Electronics I Lecture #4_1

2.6 BOOLEAN FUNCTIONS

Standard Forms of Expression. Minterms and Maxterms

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

9/10/2016. ECE 120: Introduction to Computing. The Domain of a Boolean Function is a Hypercube. List All Implicants for One Variable A

Homework. Update on website issue Reading: Chapter 7 Homework: All exercises at end of Chapter 7 Due 9/26

University of Technology

Optimized Implementation of Logic Functions

Experiment 4 Boolean Functions Implementation

Simplification of Boolean Functions

1. Mark the correct statement(s)

Combinational Logic Circuits

ece5745-pla-notes.txt

Combinational Circuits Digital Logic (Materials taken primarily from:

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

Outcomes. Unit 9. Logic Function Synthesis KARNAUGH MAPS. Implementing Combinational Functions with Karnaugh Maps

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

ENGIN 112 Intro to Electrical and Computer Engineering

Experiment 3: Logic Simplification

DIGITAL CIRCUIT LOGIC UNIT 5: KARNAUGH MAPS (K-MAPS)

ENGIN 112. Intro to Electrical and Computer Engineering

Simplification of Boolean Functions

Announcements. Chapter 2 - Part 1 1

UNIT II. Circuit minimization

Chapter 3 Simplification of Boolean functions

Chapter 2 Combinational Logic Circuits

Gate-Level Minimization

Lecture 22: Implementing Combinational Logic

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 04. Boolean Expression Simplification and Implementation

CSCI 220: Computer Architecture I Instructor: Pranava K. Jha. Simplification of Boolean Functions using a Karnaugh Map

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

To write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using Karnaugh Map.

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

(Refer Slide Time 6:48)

Module -7. Karnaugh Maps

Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

POWR IP PZ1/17

Presented By :- Alok Kumar Lecturer in ECE C.R.Polytechnic, Rohtak

Code No: 07A3EC03 Set No. 1

2/8/2017. SOP Form Gives Good Performance. ECE 120: Introduction to Computing. K-Maps Can Identify Single-Gate Functions

Karnaugh Maps. Kiril Solovey. Tel-Aviv University, Israel. April 8, Kiril Solovey (TAU) Karnaugh Maps April 8, / 22

Gate-Level Minimization. section instructor: Ufuk Çelikcan

CprE 281: Digital Logic

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic

A graphical method of simplifying logic

Simplification of two-level combinational logic

CS470: Computer Architecture. AMD Quad Core

Midterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil

Chapter 3. Boolean Algebra and Digital Logic

IT 201 Digital System Design Module II Notes

X Y Z F=X+Y+Z

Switching Circuits & Logic Design

Contents. Chapter 3 Combinational Circuits Page 1 of 34

Combinational Logic & Circuits

Digital logic fundamentals. Question Bank. Unit I

CS8803: Advanced Digital Design for Embedded Hardware

CprE 281: Digital Logic

4 KARNAUGH MAP MINIMIZATION

Chapter 2: Combinational Systems

Standard Boolean Forms

EECS 140/141 Introduction to Digital Logic Design Fall Semester 2016 Exam #1 Date: 3 October 2016

Objectives: 1. Design procedure. 2. Fundamental circuits. 1. Design procedure

Last Name Student Number. Last Name Student Number

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10

2008 The McGraw-Hill Companies, Inc. All rights reserved.


Chap-2 Boolean Algebra

Menu. Algebraic Simplification - Boolean Algebra EEL3701 EEL3701. MSOP, MPOS, Simplification

Switching Theory And Logic Design UNIT-II GATE LEVEL MINIMIZATION

EECS 140/141 Introduction to Digital Logic Design Spring Semester 2017 Exam #1 Date: 27 February 2017

Austin Herring Recitation 002 ECE 200 Project December 4, 2013

SEE1223: Digital Electronics

BOOLEAN ALGEBRA. Logic circuit: 1. From logic circuit to Boolean expression. Derive the Boolean expression for the following circuits.

Combinational Logic Circuits

Transcription:

CprE 28: Digital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/

Minimization CprE 28: Digital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev

Administrative Stuff HW4 is out It is due on Monday Sep 9 @ 4 pm It is posted on the class web page I also sent you an e-mail with the link.

Example: K-Map for the 2- Multiplexer

2- Multiplexer (Definition) Has two inputs: x and Also has another input line s If s=, then the output is equal to x If s=, then the output is equal to

Circuit for 2- Multiplexer x s s f x f (b) Circuit (c) Graphical symbol [ Figure 2.33b-c from the textbook ]

Truth Table for a 2- Multiplexer [ Figure 2.33a from the textbook ]

[ Figure 2.33a from the textbook ] Let s Draw the K-map

Let s Draw the K-map

Let s Draw the K-map

Let s Draw the K-map

Let s Draw the K-map

Let s Draw the K-map f (s, x, ) = x + s x

Let s Draw the K-map f (s, x, ) = x + s x Something is wrong!

Compare this with the SOP derivation

Let s Derive the SOP form

Let s Derive the SOP form

Let s Derive the SOP form Where should we put the negation signs? s x s x s x s x

Let s Derive the SOP form s x s x s x s x

Let s Derive the SOP form s x s x s x s x f (s, x, ) = s x + s x + s x + s x

Let s simplify this expression f (s, x, ) = s x + s x + s x + s x

Let s simplify this expression f (s, x, ) = s x + s x + s x + s x f (s, x, ) = s x ( + ) + s (x +x )

Let s simplify this expression f (s, x, ) = s x + s x + s x + s x f (s, x, ) = s x ( + ) + s (x +x ) f (s, x, ) = s x + s

Let s Draw the K-map again [ Figure 2.33a from the textbook ]

Let s Draw the K-map again

Let s Draw the K-map again

Let s Draw the K-map again

Let s Draw the K-map again s x The order of the labeling matters.

Let s Draw the K-map again s x

Let s Draw the K-map again s x

Let s Draw the K-map again s x

Let s Draw the K-map again s x f (s, x, ) = s x + s This is correct!

Two Different Ways to Draw the K-map x x 3 m x x 3 m m 2 m m 2 m 6 m 4 m 3 m 4 m m 3 m 7 m 5 m 5 (b) Karnaugh map m 6 m 7 x 3 x (a) Truth table m m m 3 m 2 m 4 m 5 m 7 m 6

Another Way to Draw 3-variable K-map x x 3 m m m 2 m 3 m 4 m 5 m 6 m 7 x x 3 m m m 3 m 2 m 6 m 7 (b) Karnaugh map x x 3 m 4 m 5 (a) Truth table m m 4 m m 5 m 3 m 7 m 2 m 6

Gray Code Sequence of binary codes Consecutive lines vary by only bit

Gray Code & K-map s x

Gray Code & K-map s x

Gray Code & K-map s x These two neighbors differ only in the LAST bit

Gray Code & K-map s x These two neighbors differ only in the LAST bit

Gray Code & K-map s x These two neighbors differ only in the FIRST bit

Gray Code & K-map s x These two neighbors differ only in the FIRST bit

Adjacency Rules s x adjacent columns

Gray Code & K-map s x These four neighbors differ in the FIRST and LAST bit They are similar in their MIDDLE bit

A four-variable Karnaugh map x x x 3 x 4 m m 4 m 2 m 8 m m 5 m 3 m 9 x 3 m 3 m 2 m 6 m 7 m 5 m 4 m m x 4 [ Figure 2.53 from the textbook ]

A four-variable Karnaugh map x x2 x3 x4 m m m2 m3 m4 m5 m6 m7 m8 m9 m m m2 m3 m4 m5 x x 3 x 4 x 3 m m m 5 m 3 m 2 m 6 m 4 m 2 m 3 m 7 m 5 m 4 x m 8 m 9 m m x 4

Adjacency Rules adjacent rows adjacent columns adjacent columns

Gray Code & K-map x x2 x3 x4 m m m2 m3 m4 m5 m6 m7 m8 m9 m m m2 m3 m4 m5 x x 3 x 4 x 3 m m m 5 m 3 m 2 m 6 m 4 m 2 m 3 m 7 m 5 m 4 x m 8 m 9 m m x 4

Gray Code & K-map x x2 x3 x4 m m m2 m3 m4 m5 m6 m7 m8 m9 m m m2 m3 m4 m5 x x 3 x 4 x 3 m m m 5 m 3 m 2 m 6 m 4 m 2 m 3 m 7 m 5 m 4 x m 8 m 9 m m x 4

Example of a four-variable Karnaugh map [ Figure 2.54 from the textbook ]

Example of a four-variable Karnaugh map [ Figure 2.54 from the textbook ]

Strategy For Minimization

Grouping Rules Group s with rectangles Both sides a power of 2: x, x2, 2x, 2x2, x4, 4x, 2x4, 4x2, 4x4 Can use the same minterm more than once Can wrap around the edges of the map Some rules in selecting groups: Try to use as few groups as possible to cover all s. For each group, try to make it as large as you can (i.e., if you can use a 2x2, don t use a 2x even if that is enough).

Terminology Literal: a variable, complemented or uncomplemented Some Examples: _ X X 2

Terminology Implicant: product term that indicates the input combinations for which function output is Example _ x - indicates that x and x yield output of _ x

Terminology Prime Implicant Implicant that cannot be combined into another implicant with fewer literals Some Examples x x x 3 x 3 Not prime Prime

Terminology Essential Prime Implicant Prime implicant that includes a minterm not covered by any other prime implicant Some Examples x 3 x

Terminology Cover Collection of implicants that account for all possible input valuations where output is Ex. Ex. x x 3 + x x 3 + x x 3 x x 3 + x x 3 x x 3

Give the Number of Implicants? Prime Implicants? Example Essential Prime Implicants? x x 3

Why concerned with minimization? Simplified function Reduce the cost of the circuit Cost: Gates + Inputs Transistors

Three-variable function f (x,, x 3 ) = Σ m(,, 2, 3, 7) x 3 x x x 3 [ Figure 2.56 from the textbook ]

Example x x 3 x 4

Example x x 3 x 4

Example x x 3 x 4 x x 3 x 4 x 3 x 4 x x 3 x 4 x 3 x 4

Example: Another Solution x x 3 x 4 x x 3 x 4 x 3 x 4 x x 3 x 4 x 3 x 4 x x 4 x x 4 x x 3 x x 3 [ Figure 2.59 from the textbook ]

f ( x,, x 4 ) = Σ m(2, 3, 5, 6, 7,,, 3, 4) x x 3 x 4 x x 4 x 3 x 4 x 3 x 4 x x 3 x 3 [ Figure 2.57 from the textbook ]

x f ( x,, x 4 ) = Σ m(, 4, 8,,, 2, 3, 5) x 3 x 4 x 3 x 4 x x 3 x x 4 x x 3 x 4 x x 3 x x 4 [ Figure 2.58 from the textbook ]

Minimization of Product-of-Sums Forms

Do You Still Remember This Boolean Algebra Theorem?

Let s prove 4.b

Let s prove 4.b

Let s prove 4.b

Let s prove 4.b

Let s prove 4.b

Let s prove 4.b They are equal.

Grouping Example x x 2 x M M 2

Grouping Example x x 2 x x * = M * M 2 = M * M 2

Grouping Example x x 2 x x * = M * M 2 = M * M 2

Grouping Example x x 2 x x * = M * M 2 = M * M 2

Grouping Example x x 2 x x * = M * M 2 = M * M 2 _ ( x + ) * ( x + ) = Property 4b (Combining)

POS minimization of f (x,, x 3 ) = Π M(4, 5, 6) x 3 x ( x + x 3 ) ( x + ) [ Figure 2.6 from the textbook ]

POS minimization of f ( x,, x 4 ) = Π M(,, 4, 8, 9, 2, 5) x x 3 x 4 ( x 3 + x 4 ) ( + x 3 ) ( x + + x 3 + x 4 ) [ Figure 2.6 from the textbook ]

Questions?

THE END