Spice Subcircuit Support for Serial Link Channel Design Using IBIS [External Model]

Similar documents
Multi-lingual Model Support within IBIS

Multi-Lingual Modeling Applications and Issues

Supporting External circuit as Spice or S- parameters in conjunction with I-V/V-T tables

Leveraging IBIS Capabilities for Multi-Gigabit Interfaces. Ken Willis - Cadence Design Systems Asian IBIS Summit, Shanghai, PRC November 13, 2017

IBIS Model Process For High-Speed LVDS Interface Products

Concerns when applying Channel Simulation to DDR4 Interface

IBISCHK6 IBISCHK6 (IBIS Golden Parser) User Guide Version 6.1.4

Inconsistency of EBD (Electrical Board Description) specification in DDR3 DIMM

Modeling Pre/de-emphasis buffers with [Driver Schedule]

IBIS Model Simulation with R/L/C_dut. Xuefeng Chen Asian IBIS Summit Meeting Shanghai, China November 11, 2016

IBIS PDN Feature Studies

Using IBIS-AMI in the Modeling of Advanced SerDes Equalization for Serial Link Simulation

AMI Applications in High-speed Serial Channel Analysis and Measurement Correlation

AN-715 APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA Tel: 781/ Fax: 781/

Parag Choudhary Engineering Architect

IBIS Quality Review. IBIS Summit Meeting Design Automation Conference, San Francisco, California, July 28, 2009

IBIS Package Proposal. Walter Katz Signal Integrity Software, Inc. IBIS Summit, Santa Clara January 31, 2014

Automated AMI Model Generation & Validation

PCB Design Tools User Guide

Interconnect Modeling Update - EMD Specification

PARAMETER SYMBOL MIN MAX Address Access Time

IBIS-AMI Modeling Using Scripts and Spice Models

IBIS FORUM I/O BUFFER MODELING COOKBOOK

Validating and Using IBIS Files

IBIS 4.1 Macromodel Library for Simulator Independent Modeling

Extraction of Parasitic Capacitance and Resistances for HSPICE Simulation

IBIS QUALITY SPECIFICATION

IBIS-ISS: What It Is and What It Means to You

Serial Link Analysis and PLL Model

Status Report IBIS 4.1 Macro Working Group

Modeling DDR3 with IBIS

Product Information. IC Outputs Terms & Definitions

SystemVision Example: H-Bridge SPICE Motor Controller

High-side Power Distribution Switch NCT3521U

Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement

Simulation Using IBIS Models and Pin Mapping Issues

Adding scalability to IBIS using AMS languages. Paul R. Fernando

PCI-3E. PCI Interface Card Page 1 of 7. Description. Features

Using S-parameters for behavioral interconnect modeling

HEADER SECTION (.ibs,.pkg,.ebd) Version 1.1 Version 2.1 Version 3.2 Version 4.2 Version 5.1 Version 6.0. TOP-LEVEL KEYWORDS (with END Keywords)

INTEGRATED CIRCUITS APPLICATION NOTE. AN252 Live Insertion Aspects of Philips Logic Families. Author: Mike Magdaluyo July Philips Semiconductors

HIPEX Full-Chip Parasitic Extraction. Summer 2004 Status

Hipex Full-Chip Parasitic Extraction

Simulation and Modeling for Signal Integrity and EMC

Addressing the Power-Aware Challenges of Memory Interface Designs

MC74C Digit BCD Display Controller/Driver. General Description. Ordering Code: Connection Diagram. Features. Version 1.0

2-Wire, 5-Bit DAC with Three Digital Outputs

Chapter 7 Using IBIS Models

Parameter Sweep. Description. Setup. Parameters. Modified by on 13-Sep-2017

A Tour of the IBIS Quality Specification DesignCon East IBIS Summit April 5, 2004

3. Implementing Logic in CMOS

2-Bit Bidirectional Voltage-Level Translator with Auto Direction sensing and ±15kV ESD Protection UM3302H CSP UM3302Q QFN

IBIS Model Validation Review. Lance Wang IBIS Asian Summit 2012 Nov. 16, 2012 Yokohama, Japan

Chapter 23. Using Meta I/O

MAX9210/MAX9214/ MAX9220/MAX9222. Programmable DC-Balance 21-Bit Deserializers. Features. General Description. Applications. Ordering Information

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Andrew Mason and the AMSaC lab group.

RC Extraction. of an Inverter Circuit

PDK-Based Analog/Mixed-Signal/RF Design Flow 11/17/05

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Lab #2: Layout and Simulation

Explore your design space including IBIS AMI models with Advanced Channel Simulation

The 3S Proposal: A SPICE Superset Specification for Behavioral Modeling

BLOCK DIAGRAM PIN ASSIGNMENT ICS LOW SKEW, DUAL, 1-TO-5 DIFFERENTIAL- TO-LVDS FANOUT BUFFER PRELIMINARY ICS854210

DS2405. Addressable Switch PIN ASSIGNMENT

TUTORIAL How to Use the SPICE Module

Sensitivity Analysis of IBIS-parameters with HSPICE

Solving the challenges posed by Chip/Package/Board Co-Design

I/O Simulations Using HSPICE Writer

TPZ013GV3 TSMC 0.13um Standard I/O Library. Databook

ONYX-MM-XT PC/104 Format Counter/Timer & Digital I/O Module

DesignConEast 2005 Track 6: Board and System-Level Design (6-TA4)

FPGA Power Management and Modeling Techniques

IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems

TITLE. Chip and Package-Level Wideband EMI Analysis for Mobile DRAM Devices. Jin-Sung Youn (Samsung Electronics)

Conditional Expressions in IBIS-AMI (updated from Feb 2010)

SPISim StatEye/AMI User s Guide

IBIS-ATM Update: SerDes Modeling and IBIS

ICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER. Description. Features. Block Diagram DATASHEET

Understanding IBIS-AMI Simulations

Model Connection Protocol extensions for Mixed Signal SiP

Modeling Power Electronics Components Using SimElectronics and SimPowerSystems Vivek Raju Application Engineer

BIRD AMI Model New IBIS Support

A Proposal for Developing S2IBISv3

PIXI click PID: MIKROE Weight: 28 g

GL116 ENCODER/DECODER MANUAL GLOLAB CORPORATION

A Tale of Two Parsers

DS kbit Add-Only Memory

Overvoltage-Protection Controllers with a Low RON Internal FET MAX4970/MAX4971/MAX4972

Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial

PART TOP VIEW. TO LOAD SINGLE Li+ CELL TO IN LOGIC OUT. Maxim Integrated Products 1

Logic Chip Tester User Manual SW Version /8/2012. Chapter 1 Introduction/Background

CHAPTER 4 I/O PORT PROGRAMMING

TUTORIAL 1. V1.1 Update on Sept 17, 2003 ECE 755. Part 1: Design Architect IC

DS2430A 256-Bit 1-Wire EEPROM

EE 471: Transport Phenomena in Solid State Devices

Parameter Symbol Min Max Unit

±15kV ESD-Protected, Single/Dual/Octal, CMOS Switch Debouncers

M A S S A C H U S E T T S I N S T I T U T E O F T E C H N O L O G Y DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

TUTORIAL How to Use the SPICE Module

Features VCC MIC1810 RESET RESET

Integrated Circuits & Systems

Transcription:

Spice Subcircuit Support for Serial Link Channel Design Using IBIS [External Model] IBIS Summit Asian IBIS Summit, November 9, 2010 Xiaoqing Dong, Huawei Technologies Shenzhen Zhangmin Zhong, Sigrity Ken Willis, Sigrity Nov 09, 2010 HUAWEI TECHNOLOGIES CO., LTD. www.huawei.com

Agenda Review existing solutions for serial link IBIS models in channel design The advantages of using Spice-based IO models for serial links Support Spice-based models using IBIS [External Model] keyword HUAWEI TECHNOLOGIES CO., LTD. Page 2

IBIS-AMI Model Sub-Components Circuit part IO buffer stage Voltage swing Parasitics Spice or traditional IBIS format Algorithmic part On-chip Equalization functionality DLL + AMI file This presentation focuses on the circuit part HUAWEI TECHNOLOGIES CO., LTD. Page 3

Existing Solutions for Serial Link IBIS Circuit Models Most of the models use Spice-based subcircuits No standards for the description of the subcircuits May need much manual work to edit the netlist for specific EDA tools Specified (not standard) keywords in IBIS models Specifications are provided by specified EDA tool Don t need manual work to edit the netlist, but only appropriate for specified EDA tool HUAWEI TECHNOLOGIES CO., LTD. Page 4

Spice-Based IO Circuit Model Can easily represent the actual IO structure (ex. pullup resistor with pulldown current source for CML) HUAWEI TECHNOLOGIES CO., LTD. Page 5

Spice-Based IO Circuit Model (Cont.) Incorporate hookups for non-ideal power connections External power supply can be linked with the power node of the Spice subcircuit and used for non-ideal power analysis Incorporate on-chip parasitics easily, including PDS, S-params for RDL routing, etc. HUAWEI TECHNOLOGIES CO., LTD. Page 6

Spice-Based IO Circuit Model (Cont.) Usage of parameterized subcircuits, where these parameters can be swept in EDA tools HUAWEI TECHNOLOGIES CO., LTD. Page 7

Behavioral Spice/AMI vs. Transistor- Level Spice at 10 Gbps, EQ on (from telecomm chip company) Behavioral Spice/AMI Transistor-Level Spice HUAWEI TECHNOLOGIES CO., LTD. Page 8

IBIS [External Model] Used to reference an external file written in one of the supported languages containing an arbitrary circuit definition Can be used to support the Spice-based IO models Standard IBIS keyword Don t need manual work to edit the netlist Suitable for all EDA tools if the tool can support standard IBIS [External Model] keyword HUAWEI TECHNOLOGIES CO., LTD. Page 9

Ports Under [External Model] Refer to IBIS Specification HUAWEI TECHNOLOGIES CO., LTD. Page 10

Example of an [External Model] Output Buffer Using Spice Digital stimulus Defines voltage levels, input ramp rise and fall times Voltage stimulus for Spice subcircuit Spicebased model Output port, pull up and pull down reference ports HUAWEI TECHNOLOGIES CO., LTD. Page 11

[External Model] Description for Output [External Model] Language Spice Corner corner_name file_name circuit_name (.subckt name) Corner Typ tx_spice.sp tx_spice Ports List of port names (in same order as in Spice) Ports A_puref A_pdref A_signal my_drive D_to_A d_port port1 port2 vlow vhigh trise tfall corner_name D_to_A D_drive my_drive A_pdref 0.0 1.0 0.020n 0.020n Typ [End External Model] HUAWEI TECHNOLOGIES CO., LTD. Page 12

Example of an [External Model] Input Buffer Using Spice Digital state Defines input threshold voltage values Received voltage for Spice subcircuit Spicebased model Input port, power clamp and ground clamp reference ports HUAWEI TECHNOLOGIES CO., LTD. Page 13

[External Model] Description for Input [External Model] Language Spice Corner corner_name file_name circuit_name (.subckt name) Corner Typ rx_spice.sp rx_spice Ports List of port names (in same order as in Spice) Ports A_pcref A_gcref A_signal my_receive A_to_D d_port port1 port2 vlow vhigh corner_name A_to_D D_receive my_receive A_gcref -400m 400m Typ [End External Model] HUAWEI TECHNOLOGIES CO., LTD. Page 14

System Analysis HUAWEI TECHNOLOGIES CO., LTD. Page 15

Summary Spice-based subcircuits are convenient, fast, and accurate for serial link IO circuit modeling IBIS [External Model] keyword can be used to support Spice-based IO models, and don t require the [Pulldown], [Pullup], [POWER Clamp], [GND Clamp] data HUAWEI TECHNOLOGIES CO., LTD. Page 16

Thank You! HUAWEI TECHNOLOGIES CO., LTD. Page 17